mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-06-13 22:24:07 +00:00
[mips][msa] Added support for matching comparisons from normal IR (i.e. not intrinsics)
MIPS SelectionDAG changes: * Added VCEQ, VCL[ET]_[SU] nodes to represent vector comparisons that produce a bitmask. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@191286 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -212,6 +212,11 @@ const char *MipsTargetLowering::getTargetNodeName(unsigned Opcode) const {
|
||||
case MipsISD::VANY_ZERO: return "MipsISD::VANY_ZERO";
|
||||
case MipsISD::VALL_NONZERO: return "MipsISD::VALL_NONZERO";
|
||||
case MipsISD::VANY_NONZERO: return "MipsISD::VANY_NONZERO";
|
||||
case MipsISD::VCEQ: return "MipsISD::VCEQ";
|
||||
case MipsISD::VCLE_S: return "MipsISD::VCLE_S";
|
||||
case MipsISD::VCLE_U: return "MipsISD::VCLE_U";
|
||||
case MipsISD::VCLT_S: return "MipsISD::VCLT_S";
|
||||
case MipsISD::VCLT_U: return "MipsISD::VCLT_U";
|
||||
case MipsISD::VSPLAT: return "MipsISD::VSPLAT";
|
||||
case MipsISD::VSPLATD: return "MipsISD::VSPLATD";
|
||||
case MipsISD::VEXTRACT_SEXT_ELT: return "MipsISD::VEXTRACT_SEXT_ELT";
|
||||
|
Reference in New Issue
Block a user