6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00
Code Issues Projects Releases Wiki Activity

* Store all non-volatile int registers R13-31 on the stack, restore on exit

Browse Source 
* Fix comment formatting


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14900 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2004-07-16 20:55:20 +00:00
parent be15f67af7
commit af7f28cdac
1 changed files with 11 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/PowerPC/PowerPCRegisterInfo.cpp
View File

@ -112,9 +112,9 @@ void PowerPCRegisterInfo::
eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB, eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
MachineBasicBlock::iterator I) const { MachineBasicBlock::iterator I) const {
if (hasFP(MF)) { if (hasFP(MF)) {
// If we have a frame pointer, turn the adjcallstackdown instruction into a // If we have a frame pointer, convert as follows:
// 'sub r1, r1, <amt>' and the adjcallstackup instruction into // adjcallstackdown instruction => 'sub r1, r1, <amt>' and
// 'add r1, r1, <amt>' // adjcallstackup instruction => 'add r1, r1, <amt>'
MachineInstr *Old = I; MachineInstr *Old = I;
int Amount = Old->getOperand(0).getImmedValue(); int Amount = Old->getOperand(0).getImmedValue();
if (Amount != 0) { if (Amount != 0) {
@ -196,9 +196,9 @@ void PowerPCRegisterInfo::emitPrologue(MachineFunction &MF) const {
// //
NumBytes += MFI->getMaxCallFrameSize() + NumBytes += MFI->getMaxCallFrameSize() +
24 /* Predefined PowerPC link area */ + 24 /* Predefined PowerPC link area */ +
// FIXME: must calculate #int regs actually spilled // FIXME: must calculate #non-volatile int regs actually spilled
12*4 /* Spilled int regs */ + 19*4 /* Spilled int regs */ +
// FIXME: must calculate #fp regs actually spilled // FIXME: must calculate #non-volatile fp regs actually spilled
0*8 /* Spilled fp regs */; 0*8 /* Spilled fp regs */;
// Round the size to a multiple of the alignment (don't forget the 4 byte // Round the size to a multiple of the alignment (don't forget the 4 byte
@ -209,7 +209,8 @@ void PowerPCRegisterInfo::emitPrologue(MachineFunction &MF) const {
// Store the incoming LR so it is preserved across calls // Store the incoming LR so it is preserved across calls
MI = BuildMI(PPC32::MFLR, 0, PPC32::R0); MI = BuildMI(PPC32::MFLR, 0, PPC32::R0);
MBB.insert(MBBI, MI); MBB.insert(MBBI, MI);
MI = BuildMI(PPC32::STMW, 3).addReg(PPC32::R30).addSImm(-8) // FIXME: store only CLOBBERED registers in R[13-31]
MI = BuildMI(PPC32::STMW, 3).addReg(PPC32::R13).addSImm(-76)
.addReg(PPC32::R1); .addReg(PPC32::R1);
MBB.insert(MBBI, MI); MBB.insert(MBBI, MI);
MI = BuildMI(PPC32::STW, 3).addReg(PPC32::R0).addSImm(8).addReg(PPC32::R1); MI = BuildMI(PPC32::STW, 3).addReg(PPC32::R0).addSImm(8).addReg(PPC32::R1);
@ -249,9 +250,10 @@ void PowerPCRegisterInfo::emitEpilogue(MachineFunction &MF,
// Read old LR from stack into R0 // Read old LR from stack into R0
MI = BuildMI(PPC32::LWZ, 2, PPC32::R0).addSImm(8).addReg(PPC32::R1); MI = BuildMI(PPC32::LWZ, 2, PPC32::R0).addSImm(8).addReg(PPC32::R1);
MBB.insert(MBBI, MI); MBB.insert(MBBI, MI);
MI = BuildMI(PPC32::MTLR, 1).addReg(PPC32::R0); // FIXME: restore only SAVED registers in R[13-31]
MI = BuildMI(PPC32::LMW, 2, PPC32::R13).addSImm(-76).addReg(PPC32::R1);
MBB.insert(MBBI, MI); MBB.insert(MBBI, MI);
MI = BuildMI(PPC32::LMW, 2, PPC32::R30).addSImm(-8).addReg(PPC32::R1); MI = BuildMI(PPC32::MTLR, 1).addReg(PPC32::R0);
MBB.insert(MBBI, MI); MBB.insert(MBBI, MI);
} }
} }