mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-05-23 11:38:38 +00:00
add some random notes.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@115032 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
3016ee9e69
commit
afa4163afa
@ -75,7 +75,6 @@ Almost dead code.
|
|||||||
<!-- Features that need text if they're finished for 2.9:
|
<!-- Features that need text if they're finished for 2.9:
|
||||||
combiner-aa?
|
combiner-aa?
|
||||||
strong phi elim
|
strong phi elim
|
||||||
llvm.dbg.value: variable debug info for optimized code
|
|
||||||
loop dependence analysis
|
loop dependence analysis
|
||||||
TBAA
|
TBAA
|
||||||
CorrelatedValuePropagation
|
CorrelatedValuePropagation
|
||||||
@ -83,6 +82,31 @@ Almost dead code.
|
|||||||
|
|
||||||
<!-- Announcement, lldb, libc++ -->
|
<!-- Announcement, lldb, libc++ -->
|
||||||
|
|
||||||
|
<!-- to write:
|
||||||
|
MachineCSE tuned and on by default.
|
||||||
|
llvm.dbg.value: variable debug info for optimized code
|
||||||
|
MC Assembler backend is now real, does relaxation and is bitwise identical
|
||||||
|
with darwin assembler in huge majority of all cases.
|
||||||
|
new GHC calling convention
|
||||||
|
New half float intrinsics LangRef.html#int_fp16
|
||||||
|
Rewrote tblgen's type inference for backends to be more consistent and
|
||||||
|
diagnose more target bugs. This also allows limited support for writing
|
||||||
|
patterns for instructions that return multiple results, e.g. a virtual
|
||||||
|
register and a flag result. Stuff that used 'parallel' before should use
|
||||||
|
this.
|
||||||
|
New ARM/Thumb disassembler support in MC.
|
||||||
|
New SSEDomainFix pass:
|
||||||
|
On Nehalem and newer CPUs there is a 2 cycle latency penalty on using a
|
||||||
|
register in a different domain than where it was defined. Some instructions
|
||||||
|
have equvivalents for different domains, like por/orps/orpd. The
|
||||||
|
SSEDomainFix pass tries to minimize the number of domain crossings by
|
||||||
|
changing between equvivalent opcodes where possible.
|
||||||
|
Support for the Intel AES instructions in the assembler.
|
||||||
|
memcpy, memmove, and memset now take address space qualified pointers + volatile.
|
||||||
|
|
||||||
|
-->
|
||||||
|
|
||||||
|
|
||||||
<!-- *********************************************************************** -->
|
<!-- *********************************************************************** -->
|
||||||
<div class="doc_section">
|
<div class="doc_section">
|
||||||
<a name="subproj">Sub-project Status Update</a>
|
<a name="subproj">Sub-project Status Update</a>
|
||||||
@ -237,7 +261,10 @@ href="http://blog.llvm.org/2010/04/intro-to-llvm-mc-project.html">Intro to the
|
|||||||
LLVM MC Project Blog Post</a>.
|
LLVM MC Project Blog Post</a>.
|
||||||
</p>
|
</p>
|
||||||
|
|
||||||
<p>2.8 status here</p>
|
<p>2.8 status here. Basic correctness, some obscure missing instructions on
|
||||||
|
mainline, on by default in clang.
|
||||||
|
Entire compiler backend converted to use mcstreamer.
|
||||||
|
</p>
|
||||||
</div>
|
</div>
|
||||||
|
|
||||||
<!--=========================================================================-->
|
<!--=========================================================================-->
|
||||||
@ -319,6 +346,7 @@ organization changes have happened:
|
|||||||
|
|
||||||
<ul>
|
<ul>
|
||||||
<li>libc++ and lldb are new</li>
|
<li>libc++ and lldb are new</li>
|
||||||
|
<li>Debugging optimized code support.</li>
|
||||||
</ul>
|
</ul>
|
||||||
</div>
|
</div>
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user