6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-18 12:29:27 +00:00
Code Issues Projects Releases Wiki Activity

Fix this to match change to InlineAsm class.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36524 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2007-04-28 04:05:59 +00:00
parent 53c22fc7c6
commit b017318122
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@ -3209,7 +3209,7 @@ void SelectionDAGLowering::visitInlineAsm(CallInst &I) {
// Compute the value type for each operand and add it to ConstraintVTs.
switch (Constraints[i].Type) {
case InlineAsm::isOutput:
if (!Constraints[i].isIndirectOutput) {
if (!Constraints[i].isIndirect) {
assert(I.getType() != Type::VoidTy && "Bad inline asm!");
OpVT = TLI.getValueType(I.getType());
} else {
@ -3283,7 +3283,7 @@ void SelectionDAGLowering::visitInlineAsm(CallInst &I) {
if (!MVT::isInteger(InOperandVal.getValueType()))
assert(0 && "MATCH FAIL!");
if (!Constraints[i].isIndirectOutput)
if (!Constraints[i].isIndirect)
assert(0 && "MATCH FAIL!");
OpNum++; // Consumes a call operand.
@ -3324,7 +3324,7 @@ void SelectionDAGLowering::visitInlineAsm(CallInst &I) {
exit(1);
}
if (!Constraints[i].isIndirectOutput) {
if (!Constraints[i].isIndirect) {
assert(RetValRegs.Regs.empty() &&
"Cannot have multiple output constraints yet!");
assert(I.getType() != Type::VoidTy && "Bad inline asm!");