mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-30 19:55:11 +00:00
Remove a bunch of getSubtargetImpl calls since we already have
a cached TLI instance. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@219342 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher
parent
48dfa127d7
commit
b05e2be02c
@ -899,10 +899,7 @@ unsigned SelectionDAG::getEVTAlignment(EVT VT) const {
|
||||
PointerType::get(Type::getInt8Ty(*getContext()), 0) :
|
||||
VT.getTypeForEVT(*getContext());
|
||||
|
||||
return TM.getSubtargetImpl()
|
||||
->getTargetLowering()
|
||||
->getDataLayout()
|
||||
->getABITypeAlignment(Ty);
|
||||
return TLI->getDataLayout()->getABITypeAlignment(Ty);
|
||||
}
|
||||
|
||||
// EntryNode could meaningfully have debug info if we can find it...
|
||||
@ -1087,8 +1084,6 @@ SDValue SelectionDAG::getConstant(const ConstantInt &Val, EVT VT, bool isT,
|
||||
EVT EltVT = VT.getScalarType();
|
||||
const ConstantInt *Elt = &Val;
|
||||
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
|
||||
// In some cases the vector type is legal but the element type is illegal and
|
||||
// needs to be promoted, for example v8i8 on ARM. In this case, promote the
|
||||
// inserted value (the type does not need to match the vector element type).
|
||||
@ -1177,9 +1172,7 @@ SDValue SelectionDAG::getConstant(const ConstantInt &Val, EVT VT, bool isT,
|
||||
}
|
||||
|
||||
SDValue SelectionDAG::getIntPtrConstant(uint64_t Val, bool isTarget) {
|
||||
return getConstant(Val,
|
||||
TM.getSubtargetImpl()->getTargetLowering()->getPointerTy(),
|
||||
isTarget);
|
||||
return getConstant(Val, TLI->getPointerTy(), isTarget);
|
||||
}
|
||||
|
||||
|
||||
@ -1244,7 +1237,6 @@ SDValue SelectionDAG::getGlobalAddress(const GlobalValue *GV, SDLoc DL,
|
||||
unsigned char TargetFlags) {
|
||||
assert((TargetFlags == 0 || isTargetGA) &&
|
||||
"Cannot set target flags on target-independent globals");
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
|
||||
// Truncate (with sign-extension) the offset value to the pointer size.
|
||||
unsigned BitWidth = TLI->getPointerTypeSizeInBits(GV->getType());
|
||||
@ -1317,10 +1309,7 @@ SDValue SelectionDAG::getConstantPool(const Constant *C, EVT VT,
|
||||
assert((TargetFlags == 0 || isTarget) &&
|
||||
"Cannot set target flags on target-independent globals");
|
||||
if (Alignment == 0)
|
||||
Alignment = TM.getSubtargetImpl()
|
||||
->getTargetLowering()
|
||||
->getDataLayout()
|
||||
->getPrefTypeAlignment(C->getType());
|
||||
Alignment = TLI->getDataLayout()->getPrefTypeAlignment(C->getType());
|
||||
unsigned Opc = isTarget ? ISD::TargetConstantPool : ISD::ConstantPool;
|
||||
FoldingSetNodeID ID;
|
||||
AddNodeIDNode(ID, Opc, getVTList(VT), None);
|
||||
@ -1347,10 +1336,7 @@ SDValue SelectionDAG::getConstantPool(MachineConstantPoolValue *C, EVT VT,
|
||||
assert((TargetFlags == 0 || isTarget) &&
|
||||
"Cannot set target flags on target-independent globals");
|
||||
if (Alignment == 0)
|
||||
Alignment = TM.getSubtargetImpl()
|
||||
->getTargetLowering()
|
||||
->getDataLayout()
|
||||
->getPrefTypeAlignment(C->getType());
|
||||
Alignment = TLI->getDataLayout()->getPrefTypeAlignment(C->getType());
|
||||
unsigned Opc = isTarget ? ISD::TargetConstantPool : ISD::ConstantPool;
|
||||
FoldingSetNodeID ID;
|
||||
AddNodeIDNode(ID, Opc, getVTList(VT), None);
|
||||
@ -1755,8 +1741,7 @@ SDValue SelectionDAG::getAddrSpaceCast(SDLoc dl, EVT VT, SDValue Ptr,
|
||||
/// the target's desired shift amount type.
|
||||
SDValue SelectionDAG::getShiftAmountOperand(EVT LHSTy, SDValue Op) {
|
||||
EVT OpTy = Op.getValueType();
|
||||
EVT ShTy =
|
||||
TM.getSubtargetImpl()->getTargetLowering()->getShiftAmountTy(LHSTy);
|
||||
EVT ShTy = TLI->getShiftAmountTy(LHSTy);
|
||||
if (OpTy == ShTy || OpTy.isVector()) return Op;
|
||||
|
||||
ISD::NodeType Opcode = OpTy.bitsGT(ShTy) ? ISD::TRUNCATE : ISD::ZERO_EXTEND;
|
||||
@ -1769,7 +1754,6 @@ SDValue SelectionDAG::CreateStackTemporary(EVT VT, unsigned minAlign) {
|
||||
MachineFrameInfo *FrameInfo = getMachineFunction().getFrameInfo();
|
||||
unsigned ByteSize = VT.getStoreSize();
|
||||
Type *Ty = VT.getTypeForEVT(*getContext());
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
unsigned StackAlign =
|
||||
std::max((unsigned)TLI->getDataLayout()->getPrefTypeAlignment(Ty), minAlign);
|
||||
|
||||
@ -1784,7 +1768,6 @@ SDValue SelectionDAG::CreateStackTemporary(EVT VT1, EVT VT2) {
|
||||
VT2.getStoreSizeInBits())/8;
|
||||
Type *Ty1 = VT1.getTypeForEVT(*getContext());
|
||||
Type *Ty2 = VT2.getTypeForEVT(*getContext());
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
const DataLayout *TD = TLI->getDataLayout();
|
||||
unsigned Align = std::max(TD->getPrefTypeAlignment(Ty1),
|
||||
TD->getPrefTypeAlignment(Ty2));
|
||||
@ -1803,7 +1786,6 @@ SDValue SelectionDAG::FoldSetCC(EVT VT, SDValue N1,
|
||||
case ISD::SETFALSE2: return getConstant(0, VT);
|
||||
case ISD::SETTRUE:
|
||||
case ISD::SETTRUE2: {
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
TargetLowering::BooleanContent Cnt =
|
||||
TLI->getBooleanContents(N1->getValueType(0));
|
||||
return getConstant(
|
||||
@ -1892,8 +1874,7 @@ SDValue SelectionDAG::FoldSetCC(EVT VT, SDValue N1,
|
||||
// Ensure that the constant occurs on the RHS.
|
||||
ISD::CondCode SwappedCond = ISD::getSetCCSwappedOperands(Cond);
|
||||
MVT CompVT = N1.getValueType().getSimpleVT();
|
||||
if (!TM.getSubtargetImpl()->getTargetLowering()->isCondCodeLegal(
|
||||
SwappedCond, CompVT))
|
||||
if (!TLI->isCondCodeLegal(SwappedCond, CompVT))
|
||||
return SDValue();
|
||||
|
||||
return getSetCC(dl, VT, N2, N1, SwappedCond);
|
||||
@ -1929,7 +1910,6 @@ bool SelectionDAG::MaskedValueIsZero(SDValue Op, const APInt &Mask,
|
||||
/// them in the KnownZero/KnownOne bitsets.
|
||||
void SelectionDAG::computeKnownBits(SDValue Op, APInt &KnownZero,
|
||||
APInt &KnownOne, unsigned Depth) const {
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
unsigned BitWidth = Op.getValueType().getScalarType().getSizeInBits();
|
||||
|
||||
KnownZero = KnownOne = APInt(BitWidth, 0); // Don't know anything.
|
||||
@ -2365,7 +2345,6 @@ void SelectionDAG::computeKnownBits(SDValue Op, APInt &KnownZero,
|
||||
/// information. For example, immediately after an "SRA X, 2", we know that
|
||||
/// the top 3 bits are all equal to each other, so we return 3.
|
||||
unsigned SelectionDAG::ComputeNumSignBits(SDValue Op, unsigned Depth) const{
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
EVT VT = Op.getValueType();
|
||||
assert(VT.isInteger() && "Invalid VT!");
|
||||
unsigned VTBits = VT.getScalarType().getSizeInBits();
|
||||
@ -4248,8 +4227,6 @@ SDValue SelectionDAG::getMemcpy(SDValue Chain, SDLoc dl, SDValue Dst,
|
||||
// beyond the given memory regions. But fixing this isn't easy, and most
|
||||
// people don't care.
|
||||
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
|
||||
// Emit a library call.
|
||||
TargetLowering::ArgListTy Args;
|
||||
TargetLowering::ArgListEntry Entry;
|
||||
@ -4303,8 +4280,6 @@ SDValue SelectionDAG::getMemmove(SDValue Chain, SDLoc dl, SDValue Dst,
|
||||
// FIXME: If the memmove is volatile, lowering it to plain libc memmove may
|
||||
// not be safe. See memcpy above for more details.
|
||||
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
|
||||
// Emit a library call.
|
||||
TargetLowering::ArgListTy Args;
|
||||
TargetLowering::ArgListEntry Entry;
|
||||
@ -4355,7 +4330,6 @@ SDValue SelectionDAG::getMemset(SDValue Chain, SDLoc dl, SDValue Dst,
|
||||
return Result;
|
||||
|
||||
// Emit a library call.
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
Type *IntPtrTy = TLI->getDataLayout()->getIntPtrType(*getContext());
|
||||
TargetLowering::ArgListTy Args;
|
||||
TargetLowering::ArgListEntry Entry;
|
||||
@ -6441,7 +6415,6 @@ SDValue SelectionDAG::UnrollVectorOp(SDNode *N, unsigned ResNE) {
|
||||
EVT OperandVT = Operand.getValueType();
|
||||
if (OperandVT.isVector()) {
|
||||
// A vector operand; extract a single element.
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
EVT OperandEltVT = OperandVT.getVectorElementType();
|
||||
Operands[j] = getNode(ISD::EXTRACT_VECTOR_ELT, dl,
|
||||
OperandEltVT,
|
||||
@ -6521,7 +6494,6 @@ bool SelectionDAG::isConsecutiveLoad(LoadSDNode *LD, LoadSDNode *Base,
|
||||
const GlobalValue *GV2 = nullptr;
|
||||
int64_t Offset1 = 0;
|
||||
int64_t Offset2 = 0;
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
bool isGA1 = TLI->isGAPlusOffset(Loc.getNode(), GV1, Offset1);
|
||||
bool isGA2 = TLI->isGAPlusOffset(BaseLoc.getNode(), GV2, Offset2);
|
||||
if (isGA1 && isGA2 && GV1 == GV2)
|
||||
@ -6536,7 +6508,6 @@ unsigned SelectionDAG::InferPtrAlignment(SDValue Ptr) const {
|
||||
// If this is a GlobalAddress + cst, return the alignment.
|
||||
const GlobalValue *GV;
|
||||
int64_t GVOffset = 0;
|
||||
const TargetLowering *TLI = TM.getSubtargetImpl()->getTargetLowering();
|
||||
if (TLI->isGAPlusOffset(Ptr.getNode(), GV, GVOffset)) {
|
||||
unsigned PtrWidth = TLI->getPointerTypeSizeInBits(GV->getType());
|
||||
APInt KnownZero(PtrWidth, 0), KnownOne(PtrWidth, 0);
|
||||
|
||||
Loading…
Reference in New Issue
Block a user