mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
fconsts / fconstd immediate should be proceeded with #.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@85952 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
554ee4a743
commit
b23b2015eb
@ -980,7 +980,7 @@ void ARMAsmPrinter::printNoHashImmediate(const MachineInstr *MI, int OpNum) {
|
||||
|
||||
void ARMAsmPrinter::printVFPf32ImmOperand(const MachineInstr *MI, int OpNum) {
|
||||
const ConstantFP *FP = MI->getOperand(OpNum).getFPImm();
|
||||
O << ARM::getVFPf32Imm(FP->getValueAPF());
|
||||
O << '#' << ARM::getVFPf32Imm(FP->getValueAPF());
|
||||
if (VerboseAsm) {
|
||||
O.PadToColumn(MAI->getCommentColumn());
|
||||
O << MAI->getCommentString() << ' ';
|
||||
@ -990,7 +990,7 @@ void ARMAsmPrinter::printVFPf32ImmOperand(const MachineInstr *MI, int OpNum) {
|
||||
|
||||
void ARMAsmPrinter::printVFPf64ImmOperand(const MachineInstr *MI, int OpNum) {
|
||||
const ConstantFP *FP = MI->getOperand(OpNum).getFPImm();
|
||||
O << ARM::getVFPf64Imm(FP->getValueAPF());
|
||||
O << '#' << ARM::getVFPf64Imm(FP->getValueAPF());
|
||||
if (VerboseAsm) {
|
||||
O.PadToColumn(MAI->getCommentColumn());
|
||||
O << MAI->getCommentString() << ' ';
|
||||
|
@ -3,7 +3,7 @@
|
||||
define arm_apcscc float @t1(float %x) nounwind readnone optsize {
|
||||
entry:
|
||||
; CHECK: t1:
|
||||
; CHECK: fconsts s1, 16
|
||||
; CHECK: fconsts s1, #16
|
||||
%0 = fadd float %x, 4.000000e+00
|
||||
ret float %0
|
||||
}
|
||||
@ -11,7 +11,7 @@ entry:
|
||||
define arm_apcscc double @t2(double %x) nounwind readnone optsize {
|
||||
entry:
|
||||
; CHECK: t2:
|
||||
; CHECK: fconstd d1, 8
|
||||
; CHECK: fconstd d1, #8
|
||||
%0 = fadd double %x, 3.000000e+00
|
||||
ret double %0
|
||||
}
|
||||
@ -19,7 +19,7 @@ entry:
|
||||
define arm_apcscc double @t3(double %x) nounwind readnone optsize {
|
||||
entry:
|
||||
; CHECK: t3:
|
||||
; CHECK: fconstd d1, 170
|
||||
; CHECK: fconstd d1, #170
|
||||
%0 = fmul double %x, -1.300000e+01
|
||||
ret double %0
|
||||
}
|
||||
@ -27,7 +27,7 @@ entry:
|
||||
define arm_apcscc float @t4(float %x) nounwind readnone optsize {
|
||||
entry:
|
||||
; CHECK: t4:
|
||||
; CHECK: fconsts s1, 184
|
||||
; CHECK: fconsts s1, #184
|
||||
%0 = fmul float %x, -2.400000e+01
|
||||
ret float %0
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user