mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-02 17:55:18 +00:00
Make FastEmit_ri_ try a bit harder to succeed for supported operations; FastEmit_i can fail for non-Thumb2 ARM. Makes ARMSimplifyAddress work correctly, and reduces the number of fast-isel bailouts on non-Thumb ARM.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@130560 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
5ac179ccd2
commit
b2b03fc2fa
@ -1032,8 +1032,13 @@ unsigned FastISel::FastEmit_ri_(MVT VT, unsigned Opcode,
|
|||||||
if (ResultReg != 0)
|
if (ResultReg != 0)
|
||||||
return ResultReg;
|
return ResultReg;
|
||||||
unsigned MaterialReg = FastEmit_i(ImmType, ImmType, ISD::Constant, Imm);
|
unsigned MaterialReg = FastEmit_i(ImmType, ImmType, ISD::Constant, Imm);
|
||||||
if (MaterialReg == 0)
|
if (MaterialReg == 0) {
|
||||||
return 0;
|
// This is a bit ugly/slow, but failing here means falling out of
|
||||||
|
// fast-isel, which would be very slow.
|
||||||
|
const IntegerType *ITy = IntegerType::get(FuncInfo.Fn->getContext(),
|
||||||
|
VT.getSizeInBits());
|
||||||
|
MaterialReg = getRegForValue(ConstantInt::get(ITy, Imm));
|
||||||
|
}
|
||||||
return FastEmit_rr(VT, VT, Opcode,
|
return FastEmit_rr(VT, VT, Opcode,
|
||||||
Op0, Op0IsKill,
|
Op0, Op0IsKill,
|
||||||
MaterialReg, /*Kill=*/true);
|
MaterialReg, /*Kill=*/true);
|
||||||
|
@ -38,14 +38,22 @@ define void @test2(i32 %tmp, i32* %ptr) nounwind {
|
|||||||
; ARM: test2:
|
; ARM: test2:
|
||||||
|
|
||||||
b1:
|
b1:
|
||||||
%b = add i32 %tmp, 4096
|
%a = add i32 %tmp, 4096
|
||||||
store i32 %b, i32* %ptr
|
store i32 %a, i32* %ptr
|
||||||
br label %b2
|
br label %b2
|
||||||
|
|
||||||
; THUMB: add.w {{.*}} #4096
|
; THUMB: add.w {{.*}} #4096
|
||||||
; ARM: add {{.*}} #1, #20
|
; ARM: add {{.*}} #1, #20
|
||||||
|
|
||||||
b2:
|
b2:
|
||||||
|
%b = add i32 %tmp, 4095
|
||||||
|
store i32 %b, i32* %ptr
|
||||||
|
br label %b3
|
||||||
|
; THUMB: addw {{.*}} #4095
|
||||||
|
; ARM: movw {{.*}} #4095
|
||||||
|
; ARM: add
|
||||||
|
|
||||||
|
b3:
|
||||||
%c = or i32 %tmp, 4
|
%c = or i32 %tmp, 4
|
||||||
store i32 %c, i32* %ptr
|
store i32 %c, i32* %ptr
|
||||||
ret void
|
ret void
|
||||||
|
Loading…
Reference in New Issue
Block a user