6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 19:29:31 +00:00
Code Issues Projects Releases Wiki Activity

MBB::remove should not modify the iterator passed in

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12572 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-03-31 21:59:59 +00:00
parent 4f6410f5cb
commit b4186e0ccd
3 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/InstrSched/InstrScheduling.cpp
View File

@ -648,7 +648,8 @@ RecordSchedule(MachineBasicBlock &MBB, const SchedulingManager& S)
// Remove all except the dummy PHI instructions from MBB, and
// pre-allocate create space for the ones we will put back in.
while (I != MBB.end()) MBB.remove(I);
while (I != MBB.end())
MBB.remove(I++);
InstrSchedule::const_iterator NIend = S.isched.end();
for (InstrSchedule::const_iterator NI = S.isched.begin(); NI != NIend; ++NI)

3
lib/Target/SparcV9/InstrSched/InstrScheduling.cpp
View File

@ -648,7 +648,8 @@ RecordSchedule(MachineBasicBlock &MBB, const SchedulingManager& S)
// Remove all except the dummy PHI instructions from MBB, and
// pre-allocate create space for the ones we will put back in.
while (I != MBB.end()) MBB.remove(I);
while (I != MBB.end())
MBB.remove(I++);
InstrSchedule::const_iterator NIend = S.isched.end();
for (InstrSchedule::const_iterator NI = S.isched.begin(); NI != NIend; ++NI)

2
lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
View File

@ -542,7 +542,7 @@ void PhyRegAlloc::updateMachineCode()
}
// move instruction before branch
MBB.insert(MII, MBB.remove(DelaySlotMI));
MBB.insert(MII, MBB.remove(DelaySlotMI++));
// On cond1 we are done (we already moved the
// instruction out of the delay slot). On cond2 we need