6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-04 02:24:29 +00:00
Code Issues Projects Releases Wiki Activity

The r118201 added support for VORR (immediate). Update ARMDisassemblerCore.cpp to disassemble the

Browse Source 
VORRiv*i* instructions properly within the DisassembleN1RegModImmFrm() function.  Add a test case.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128226 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Johnny Chen
2011-03-24 18:40:38 +00:00
parent ce1868b21c
commit b4ac342ea0
2 changed files with 19 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp
View File

@ -2302,6 +2302,8 @@ static bool DisassembleNLdSt(MCInst &MI, unsigned Opcode, uint32_t insn,
// VMOV (immediate) // VMOV (immediate)
// Qd/Dd imm // Qd/Dd imm
// VORR (immediate)
// Qd/Dd imm src(=Qd/Dd)
static bool DisassembleN1RegModImmFrm(MCInst &MI, unsigned Opcode, static bool DisassembleN1RegModImmFrm(MCInst &MI, unsigned Opcode,
uint32_t insn, unsigned short NumOps, unsigned &NumOpsAdded, BO B) { uint32_t insn, unsigned short NumOps, unsigned &NumOpsAdded, BO B) {
@ -2328,12 +2330,16 @@ static bool DisassembleN1RegModImmFrm(MCInst &MI, unsigned Opcode,
case ARM::VMOVv8i16: case ARM::VMOVv8i16:
case ARM::VMVNv4i16: case ARM::VMVNv4i16:
case ARM::VMVNv8i16: case ARM::VMVNv8i16:
case ARM::VORRiv4i16:
case ARM::VORRiv8i16:
esize = ESize16; esize = ESize16;
break; break;
case ARM::VMOVv2i32: case ARM::VMOVv2i32:
case ARM::VMOVv4i32: case ARM::VMOVv4i32:
case ARM::VMVNv2i32: case ARM::VMVNv2i32:
case ARM::VMVNv4i32: case ARM::VMVNv4i32:
case ARM::VORRiv2i32:
case ARM::VORRiv4i32:
esize = ESize32; esize = ESize32;
break; break;
case ARM::VMOVv1i64: case ARM::VMOVv1i64:
@ -2350,6 +2356,16 @@ static bool DisassembleN1RegModImmFrm(MCInst &MI, unsigned Opcode,
MI.addOperand(MCOperand::CreateImm(decodeN1VImm(insn, esize))); MI.addOperand(MCOperand::CreateImm(decodeN1VImm(insn, esize)));
NumOpsAdded = 2; NumOpsAdded = 2;
// VORRiv*i* variants have an extra $src = $Vd to be filled in.
if (NumOps >= 3 &&
(OpInfo[2].RegClass == ARM::DPRRegClassID ||
OpInfo[2].RegClass == ARM::QPRRegClassID)) {
MI.addOperand(MCOperand::CreateReg(getRegisterEnum(B, OpInfo[0].RegClass,
decodeNEONRd(insn))));
NumOpsAdded += 1;
}
return true; return true;
} }

3
test/MC/Disassembler/ARM/neon-tests.txt
View File

@ -62,3 +62,6 @@
# CHECK: vpop {d8} # CHECK: vpop {d8}
0x02 0x8b 0xbd 0xec 0x02 0x8b 0xbd 0xec
# CHECK: vorr.i32 q15, #0x4F0000
0x5f 0xe5 0xc4 0xf2