6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-12 13:30:51 +00:00
Code Issues Projects Releases Wiki Activity

scheduler update

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@115515 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2010-10-04 16:46:07 +00:00
parent c5fd15628f
commit b822f659fc
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
docs/ReleaseNotes.html
View File

@ -734,12 +734,11 @@ it run faster:</p>
is available from a previous instruction.</li>
<li>Atomic operations now get legalized into simpler atomic operations if not
natively supported, easing the implementation burden on targets.</li>
<li>The bottom-up pre-allocation scheduler is now register pressure aware,
allowing it to avoid overscheduling in high pressure situations while still
aggressively scheduling when registers are available.</li>
<li>A new instruction-level-parallelism pre-allocation scheduler is available,
which is also register pressure aware. This scheduler has shown substantial
wins on X86-64 and is on by default.</li>
<li>We have added two new bottom-up pre-allocation register pressure aware schedulers:
<ol>
<li>The hybrid scheduler schedules aggressively to minimize schedule length when registers are available and avoid overscheduling in high pressure situations.</li>
<li>The instruction-level-parallelism scheduler schedules for maximum ILP when registers are available and avoid overscheduling in high pressure situations.</li>
</ol></li>
<li>The tblgen type inference algorithm was rewritten to be more consistent and
diagnose more target bugs. If you have an out-of-tree backend, you may
find that it finds bugs in your target description. This support also