6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-05 17:39:16 +00:00
Code Issues Projects Releases Wiki Activity

Remove dead code. These ARM instruction definitions don't exist.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127491 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2011-03-11 20:51:07 +00:00
parent 958108ad14
commit b9cf5f8763
1 changed files with 0 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
utils/TableGen/ARMDecoderEmitter.cpp
View File

@ -1588,20 +1588,6 @@ ARMDEBackend::populateInstruction(const CodeGenInstruction &CGI,
// The following special cases are for conflict resolutions.
//
// NEON NLdStFrm conflict resolutions:
//
// 1. Ignore suffix "odd" and "odd_UPD", prefer the "even" register-
// numbered ones which have the same Asm format string.
// 2. Ignore VST2d64_UPD, which conflicts with VST1q64_UPD.
// 3. Ignore VLD2d64_UPD, which conflicts with VLD1q64_UPD.
// 4. Ignore VLD1q[_UPD], which conflicts with VLD1q64[_UPD].
// 5. Ignore VST1q[_UPD], which conflicts with VST1q64[_UPD].
if (Name.endswith("odd") || Name.endswith("odd_UPD") ||
Name == "VST2d64_UPD" || Name == "VLD2d64_UPD" ||
Name == "VLD1q" || Name == "VLD1q_UPD" ||
Name == "VST1q" || Name == "VST1q_UPD")
return false;
// RSCSri and RSCSrs set the 's' bit, but are not predicated. We are
// better off using the generic RSCri and RSCrs instructions.
if (Name == "RSCSri" || Name == "RSCSrs") return false;