6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

MachineInstrBuilderize ARM.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170795 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2012-12-20 22:53:55 +00:00
parent 28d53a26cc
commit b9efafe54d
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/ARM/ARMBaseInstrInfo.cpp
View File

@ -464,8 +464,9 @@ PredicateInstruction(MachineInstr *MI,
unsigned Opc = MI->getOpcode(); unsigned Opc = MI->getOpcode();
if (isUncondBranchOpcode(Opc)) { if (isUncondBranchOpcode(Opc)) {
MI->setDesc(get(getMatchingCondBranchOpcode(Opc))); MI->setDesc(get(getMatchingCondBranchOpcode(Opc)));
MI->addOperand(MachineOperand::CreateImm(Pred[0].getImm())); MachineInstrBuilder(*MI->getParent()->getParent(), MI)
MI->addOperand(MachineOperand::CreateReg(Pred[1].getReg(), false)); .addImm(Pred[0].getImm())
.addReg(Pred[1].getReg());
return true; return true;
} }
@ -1717,7 +1718,7 @@ MachineInstr *ARMBaseInstrInfo::optimizeSelect(MachineInstr *MI,
// same register as operand 0. // same register as operand 0.
MachineOperand FalseReg = MI->getOperand(Invert ? 2 : 1); MachineOperand FalseReg = MI->getOperand(Invert ? 2 : 1);
FalseReg.setImplicit(); FalseReg.setImplicit();
NewMI->addOperand(FalseReg); NewMI.addOperand(FalseReg);
NewMI->tieOperands(0, NewMI->getNumOperands() - 1); NewMI->tieOperands(0, NewMI->getNumOperands() - 1);
// The caller will erase MI, but not DefMI. // The caller will erase MI, but not DefMI.