mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 02:29:18 +00:00
Mark MOVMSKPS/MOVMSKPD/VPINSRWrr64i as AsmParserOnly to remove them from the disassembler tables. Add PINSRWrr64i to complement the AVX version.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192565 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
bf80b3cead
commit
bae9f69d37
@ -2710,6 +2710,7 @@ multiclass sse12_extr_sign_mask<RegisterClass RC, Intrinsic Int, string asm,
|
|||||||
!strconcat(asm, "\t{$src, $dst|$dst, $src}"),
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"),
|
||||||
[(set GR32:$dst, (Int RC:$src))], IIC_SSE_MOVMSK, d>,
|
[(set GR32:$dst, (Int RC:$src))], IIC_SSE_MOVMSK, d>,
|
||||||
Sched<[WriteVecLogic]>;
|
Sched<[WriteVecLogic]>;
|
||||||
|
let isAsmParserOnly = 1, hasSideEffects = 0 in
|
||||||
def rr64 : PI<0x50, MRMSrcReg, (outs GR64:$dst), (ins RC:$src),
|
def rr64 : PI<0x50, MRMSrcReg, (outs GR64:$dst), (ins RC:$src),
|
||||||
!strconcat(asm, "\t{$src, $dst|$dst, $src}"), [],
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"), [],
|
||||||
IIC_SSE_MOVMSK, d>, REX_W, Sched<[WriteVecLogic]>;
|
IIC_SSE_MOVMSK, d>, REX_W, Sched<[WriteVecLogic]>;
|
||||||
@ -4284,14 +4285,21 @@ def PEXTRWri : PDIi8<0xC5, MRMSrcReg,
|
|||||||
// Insert
|
// Insert
|
||||||
let Predicates = [HasAVX] in {
|
let Predicates = [HasAVX] in {
|
||||||
defm VPINSRW : sse2_pinsrw<0>, TB, OpSize, VEX_4V;
|
defm VPINSRW : sse2_pinsrw<0>, TB, OpSize, VEX_4V;
|
||||||
|
let isAsmParserOnly = 1, hasSideEffects = 0 in
|
||||||
def VPINSRWrr64i : Ii8<0xC4, MRMSrcReg, (outs VR128:$dst),
|
def VPINSRWrr64i : Ii8<0xC4, MRMSrcReg, (outs VR128:$dst),
|
||||||
(ins VR128:$src1, GR64:$src2, i32i8imm:$src3),
|
(ins VR128:$src1, GR64:$src2, i32i8imm:$src3),
|
||||||
"vpinsrw\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
"vpinsrw\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
||||||
[]>, TB, OpSize, VEX_4V, Sched<[WriteShuffle]>;
|
[]>, TB, OpSize, VEX_4V, Sched<[WriteShuffle]>;
|
||||||
}
|
}
|
||||||
|
|
||||||
let Constraints = "$src1 = $dst" in
|
let Predicates = [UseSSE2], Constraints = "$src1 = $dst" in {
|
||||||
defm PINSRW : sse2_pinsrw, TB, OpSize, Requires<[UseSSE2]>;
|
defm PINSRW : sse2_pinsrw, TB, OpSize;
|
||||||
|
let isAsmParserOnly = 1, hasSideEffects = 0 in
|
||||||
|
def PINSRWrr64i : Ii8<0xC4, MRMSrcReg, (outs VR128:$dst),
|
||||||
|
(ins VR128:$src1, GR64:$src2, i32i8imm:$src3),
|
||||||
|
"pinsrw\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
||||||
|
[]>, TB, OpSize, Sched<[WriteShuffle]>;
|
||||||
|
} // Predicates = [UseSSE2], Constraints = "$src1 = $dst"
|
||||||
|
|
||||||
} // ExeDomain = SSEPackedInt
|
} // ExeDomain = SSEPackedInt
|
||||||
|
|
||||||
|
@ -235,3 +235,11 @@ sha256msg2 (%rax), %xmm2
|
|||||||
// CHECK: pmovmskb %xmm5, %rcx
|
// CHECK: pmovmskb %xmm5, %rcx
|
||||||
// CHECK: encoding: [0x66,0x0f,0xd7,0xcd]
|
// CHECK: encoding: [0x66,0x0f,0xd7,0xcd]
|
||||||
pmovmskb %xmm5,%rcx
|
pmovmskb %xmm5,%rcx
|
||||||
|
|
||||||
|
// CHECK: pinsrw $3, %ecx, %xmm5
|
||||||
|
// CHECK: encoding: [0x66,0x0f,0xc4,0xe9,0x03]
|
||||||
|
pinsrw $3, %ecx, %xmm5
|
||||||
|
|
||||||
|
// CHECK: pinsrw $3, %rcx, %xmm5
|
||||||
|
// CHECK: encoding: [0x66,0x0f,0xc4,0xe9,0x03]
|
||||||
|
pinsrw $3, %rcx, %xmm5
|
||||||
|
Loading…
Reference in New Issue
Block a user