mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
add a fixme: ir isn't expressive enough.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@123139 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
53e1d45adb
commit
bd9d53cc65
@ -4863,6 +4863,7 @@ ScalarEvolution::HowFarToZero(const SCEV *V, const Loop *L) {
|
||||
// the stride is. As such, NUW addrec's will always become zero in
|
||||
// "start / -stride" steps, and we know that the division is exact.
|
||||
if (AddRec->hasNoUnsignedWrap())
|
||||
// FIXME: We really want an "isexact" bit for udiv.
|
||||
return getUDivExpr(Start, getNegativeSCEV(Step));
|
||||
|
||||
// For now we handle only constant steps.
|
||||
|
Loading…
Reference in New Issue
Block a user