6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-12 17:32:19 +00:00
Code Issues Projects Releases Wiki Activity

Both x86-32 and x86-64 handle byval parameter attributes.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45996 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2008-01-15 03:15:41 +00:00
parent c67e6e8e82
commit bdfd5ef823
1 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
lib/Target/X86/X86CallingConv.td
View File

@ -96,11 +96,12 @@ def RetCC_X86 : CallingConv<[
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
def CC_X86_64_C : CallingConv<[ def CC_X86_64_C : CallingConv<[
// Handles byval parameters.
CCIfStruct<CCStructAssign<[]>>,
// Promote i8/i16 arguments to i32. // Promote i8/i16 arguments to i32.
CCIfType<[i8, i16], CCPromoteToType<i32>>, CCIfType<[i8, i16], CCPromoteToType<i32>>,
CCIfStruct<CCStructAssign<[RDI, RSI, RDX, RCX, R8, R9 ]>>,
// The first 6 integer arguments are passed in integer registers. // The first 6 integer arguments are passed in integer registers.
CCIfType<[i32], CCAssignToReg<[EDI, ESI, EDX, ECX, R8D, R9D]>>, CCIfType<[i32], CCAssignToReg<[EDI, ESI, EDX, ECX, R8D, R9D]>>,
CCIfType<[i64], CCAssignToReg<[RDI, RSI, RDX, RCX, R8 , R9 ]>>, CCIfType<[i64], CCAssignToReg<[RDI, RSI, RDX, RCX, R8 , R9 ]>>,
@ -134,11 +135,12 @@ def CC_X86_64_C : CallingConv<[
// Tail call convention (fast): One register is reserved for target address, // Tail call convention (fast): One register is reserved for target address,
// namely R9 // namely R9
def CC_X86_64_TailCall : CallingConv<[ def CC_X86_64_TailCall : CallingConv<[
// Handles byval parameters.
CCIfStruct<CCStructAssign<[]>>,
// Promote i8/i16 arguments to i32. // Promote i8/i16 arguments to i32.
CCIfType<[i8, i16], CCPromoteToType<i32>>, CCIfType<[i8, i16], CCPromoteToType<i32>>,
CCIfStruct<CCStructAssign<[RDI, RSI, RDX, RCX, R8]>>,
// The first 6 integer arguments are passed in integer registers. // The first 6 integer arguments are passed in integer registers.
CCIfType<[i32], CCAssignToReg<[EDI, ESI, EDX, ECX, R8D]>>, CCIfType<[i32], CCAssignToReg<[EDI, ESI, EDX, ECX, R8D]>>,
CCIfType<[i64], CCAssignToReg<[RDI, RSI, RDX, RCX, R8]>>, CCIfType<[i64], CCAssignToReg<[RDI, RSI, RDX, RCX, R8]>>,
@ -174,6 +176,9 @@ def CC_X86_64_TailCall : CallingConv<[
/// values are spilled on the stack, and the first 4 vector values go in XMM /// values are spilled on the stack, and the first 4 vector values go in XMM
/// regs. /// regs.
def CC_X86_32_Common : CallingConv<[ def CC_X86_32_Common : CallingConv<[
// Handles byval parameters.
CCIfStruct<CCStructAssign<[]>>,
// Integer/Float values get stored in stack slots that are 4 bytes in // Integer/Float values get stored in stack slots that are 4 bytes in
// size and 4-byte aligned. // size and 4-byte aligned.
CCIfType<[i32, f32], CCAssignToStack<4, 4>>, CCIfType<[i32, f32], CCAssignToStack<4, 4>>,