6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-20 10:30:03 +00:00
Code Issues Projects Releases Wiki Activity

Keep track of analysis information inherited from Module pass manager.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@48576 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Devang Patel 2008-03-20 01:09:53 +00:00
parent 79698f60c4
commit bed7e68498
2 changed files with 62 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/VMCore/PassManager.cpp
View File

@ -1160,6 +1160,9 @@ bool FPPassManager::runOnFunction(Function &F) {
if (F.isDeclaration())
return false;
// Collect inherited analysis from Module level pass manager.
populateInheritedAnalysis(TPM->activeStack);
for (unsigned Index = 0; Index < getNumContainedPasses(); ++Index) {
FunctionPass *FP = getContainedPass(Index);
@ -1471,6 +1474,7 @@ void FunctionPass::assignPassManager(PMStack &PMS,
// [1] Create new Function Pass Manager
FPP = new FPPassManager(PMD->getDepth() + 1);
FPP->populateInheritedAnalysis(PMS);
// [2] Set up new manager's top level manager
PMTopLevelManager *TPM = PMD->getTopLevelManager();

58
test/Other/2008-03-19-PassManager.ll Normal file
View File

@ -0,0 +1,58 @@
; PR 2034
; RUN: llvm-as < %s | opt -anders-aa -instcombine -gvn -disable-output
%struct.FULL = type { i32, i32, [1000 x float*] }
define i32 @sgesl(%struct.FULL* %a, i32* %ipvt, float* %b, i32 %job) {
entry:
%a_addr = alloca %struct.FULL* ; <%struct.FULL**> [#uses=1]
%ipvt_addr = alloca i32* ; <i32**> [#uses=1]
%b_addr = alloca float* ; <float**> [#uses=1]
%job_addr = alloca i32 ; <i32*> [#uses=1]
%akk = alloca float* ; <float**> [#uses=2]
%k = alloca i32 ; <i32*> [#uses=1]
%l = alloca i32 ; <i32*> [#uses=1]
%n = alloca i32 ; <i32*> [#uses=1]
%nm1 = alloca i32 ; <i32*> [#uses=1]
%tmp5 = load i32* %job_addr, align 4 ; <i32> [#uses=1]
%tmp6 = icmp eq i32 %tmp5, 0 ; <i1> [#uses=1]
%tmp67 = zext i1 %tmp6 to i8 ; <i8> [#uses=1]
%toBool = icmp ne i8 %tmp67, 0 ; <i1> [#uses=1]
br i1 %toBool, label %cond_true, label %cond_next137
cond_true: ; preds = %entry
%tmp732 = load i32* %nm1, align 4 ; <i32> [#uses=1]
%tmp743 = icmp slt i32 0, %tmp732 ; <i1> [#uses=1]
%tmp74754 = zext i1 %tmp743 to i8 ; <i8> [#uses=1]
%toBool765 = icmp ne i8 %tmp74754, 0 ; <i1> [#uses=1]
br i1 %toBool765, label %bb, label %bb77
bb: ; preds = %cond_true
%tmp9 = load %struct.FULL** %a_addr, align 4 ; <%struct.FULL*> [#uses=1]
%tmp10 = getelementptr %struct.FULL* %tmp9, i32 0, i32 2 ; <[1000 x float*]*> [#uses=1]
%tmp11 = getelementptr [1000 x float*]* %tmp10, i32 0, i32 0 ; <float**> [#uses=1]
%tmp12 = load float** %tmp11, align 4 ; <float*> [#uses=1]
%tmp13 = load i32* %k, align 4 ; <i32> [#uses=1]
%tmp14 = getelementptr float* %tmp12, i32 %tmp13 ; <float*> [#uses=1]
store float* %tmp14, float** %akk, align 4
%tmp17 = load float** %b_addr, align 4 ; <float*> [#uses=0]
%tmp18 = load i32* %l, align 4 ; <i32> [#uses=0]
ret i32 0
bb77: ; preds = %cond_true
ret i32 0
cond_next137: ; preds = %entry
%tmp18922 = load i32* %n, align 4 ; <i32> [#uses=1]
%tmp19023 = icmp slt i32 0, %tmp18922 ; <i1> [#uses=1]
%tmp19019124 = zext i1 %tmp19023 to i8 ; <i8> [#uses=1]
%toBool19225 = icmp ne i8 %tmp19019124, 0 ; <i1> [#uses=1]
br i1 %toBool19225, label %bb138, label %bb193
bb138: ; preds = %cond_next137
store float* null, float** %akk, align 4
ret i32 0
bb193: ; preds = %cond_next137
%tmp196 = load i32** %ipvt_addr, align 4 ; <i32*> [#uses=0]
ret i32 0
}