6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-05 13:26:55 +00:00
Code Issues Projects Releases Wiki Activity

Fix PR3862: Recognize some ARM-specific constraints for immediates in inline

Browse Source 
assembly.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@68218 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bob Wilson
2009-04-01 17:58:54 +00:00
parent e63c4a2010
commit bf6396bed0
4 changed files with 219 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
test/CodeGen/ARM/inlineasm-imm-arm.ll Normal file
View File

@@ -0,0 +1,31 @@
; RUN: llvm-as < %s | llc -march=arm
; Test ARM-mode "I" constraint, for any Data Processing immediate.
define i32 @testI(i32 %x) {
%y = call i32 asm "add $0, $1, $2", "=r,r,I"( i32 %x, i32 65280 ) nounwind
ret i32 %y
}
; Test ARM-mode "J" constraint, for compatibility with unknown use in GCC.
define void @testJ() {
tail call void asm sideeffect ".word $0", "J"( i32 4080 ) nounwind
ret void
}
; Test ARM-mode "K" constraint, for bitwise inverted Data Processing immediates.
define void @testK() {
tail call void asm sideeffect ".word $0", "K"( i32 16777215 ) nounwind
ret void
}
; Test ARM-mode "L" constraint, for negated Data Processing immediates.
define void @testL() {
tail call void asm sideeffect ".word $0", "L"( i32 -65280 ) nounwind
ret void
}
; Test ARM-mode "M" constraint, for value between 0 and 32.
define i32 @testM(i32 %x) {
%y = call i32 asm "lsl $0, $1, $2", "=r,r,M"( i32 %x, i32 31 ) nounwind
ret i32 %y
}