6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 04:29:21 +00:00
Code Issues Projects Releases Wiki Activity

Start using tablegenerated instruction descriptions

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7538 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2003-08-03 21:54:59 +00:00
parent 1cca5e3a29
commit c01f39307e
1 changed files with 12 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
lib/Target/X86/Makefile
View File

@ -2,20 +2,26 @@ LEVEL = ../../..
LIBRARYNAME = x86
include $(LEVEL)/Makefile.common
# Make sure that tblgen is run, first thing.
$(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc X86GenRegisterInfo.inc
$(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc \
X86GenRegisterInfo.inc X86GenInstrNames.inc \
X86GenInstrInfo.inc
X86GenRegisterNames.inc: $(wildcard *.td) $(TBLGEN)
X86GenRegisterNames.inc: X86.td X86RegisterInfo.td $(TBLGEN)
$(TBLGEN) X86.td -gen-register-enums -o $@
X86GenRegisterInfo.h.inc: $(wildcard *.td) $(TBLGEN)
X86GenRegisterInfo.h.inc: X86.td X86RegisterInfo.td $(TBLGEN)
$(TBLGEN) X86.td -gen-register-desc-header -o $@
X86GenRegisterInfo.inc: $(wildcard *.td) $(TBLGEN)
X86GenRegisterInfo.inc: X86.td X86RegisterInfo.td $(TBLGEN)
$(TBLGEN) X86.td -gen-register-desc -o $@
X86GenInstrNames.inc: X86.td X86InstrInfo.td $(TBLGEN)
$(TBLGEN) X86.td -gen-instr-enums -o $@
X86GenInstrInfo.inc: X86.td X86InstrInfo.td $(TBLGEN)
$(TBLGEN) X86.td -gen-instr-desc -o $@
clean::
$(VERB) rm -f *.inc