mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-14 00:32:55 +00:00
[FastISel][AArch64] Add missing test case for previous commit.
This adds the missing test case for the previous commit: Allow handling of vectors during return lowering for little endian machines. Sorry for the noise. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@217847 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
488f228a4f
commit
c0f00e90d2
9
test/CodeGen/AArch64/fast-isel-vret.ll
Normal file
9
test/CodeGen/AArch64/fast-isel-vret.ll
Normal file
@ -0,0 +1,9 @@
|
||||
; RUN: llc -mtriple=aarch64-apple-darwin -fast-isel -fast-isel-abort -verify-machineinstrs < %s | FileCheck %s
|
||||
|
||||
; Test that we don't abort fast-isle for ret
|
||||
define <8 x i8> @ret_v8i8(<8 x i8> %a, <8 x i8> %b) {
|
||||
; CHECK-LABEL: ret_v8i8
|
||||
; CHECK: add.8b v0, v0, v1
|
||||
%1 = add <8 x i8> %a, %b
|
||||
ret <8 x i8> %1
|
||||
}
|
Loading…
x
Reference in New Issue
Block a user