mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-13 04:30:23 +00:00
SelectionDAG: Enable (and (setcc x), (setcc y)) -> (setcc (and x, y)) for vectors
This prevents a future commit from regressing: test/CodeGen/R600/setcc-equivalent.ll git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210540 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
f586a260ca
commit
c23f0e1e44
@ -2758,24 +2758,24 @@ SDValue DAGCombiner::visitAND(SDNode *N) {
|
||||
ISD::CondCode Op0 = cast<CondCodeSDNode>(CC0)->get();
|
||||
ISD::CondCode Op1 = cast<CondCodeSDNode>(CC1)->get();
|
||||
|
||||
if (LR == RR && isa<ConstantSDNode>(LR) && Op0 == Op1 &&
|
||||
if (LR == RR && Op0 == Op1 &&
|
||||
LL.getValueType().isInteger()) {
|
||||
// fold (and (seteq X, 0), (seteq Y, 0)) -> (seteq (or X, Y), 0)
|
||||
if (cast<ConstantSDNode>(LR)->isNullValue() && Op1 == ISD::SETEQ) {
|
||||
if (TLI.isConstFalseVal(LR.getNode()) && Op1 == ISD::SETEQ) {
|
||||
SDValue ORNode = DAG.getNode(ISD::OR, SDLoc(N0),
|
||||
LR.getValueType(), LL, RL);
|
||||
AddToWorkList(ORNode.getNode());
|
||||
return DAG.getSetCC(SDLoc(N), VT, ORNode, LR, Op1);
|
||||
}
|
||||
// fold (and (seteq X, -1), (seteq Y, -1)) -> (seteq (and X, Y), -1)
|
||||
if (cast<ConstantSDNode>(LR)->isAllOnesValue() && Op1 == ISD::SETEQ) {
|
||||
if (TLI.isConstTrueVal(LR.getNode()) && Op1 == ISD::SETEQ) {
|
||||
SDValue ANDNode = DAG.getNode(ISD::AND, SDLoc(N0),
|
||||
LR.getValueType(), LL, RL);
|
||||
AddToWorkList(ANDNode.getNode());
|
||||
return DAG.getSetCC(SDLoc(N), VT, ANDNode, LR, Op1);
|
||||
}
|
||||
// fold (and (setgt X, -1), (setgt Y, -1)) -> (setgt (or X, Y), -1)
|
||||
if (cast<ConstantSDNode>(LR)->isAllOnesValue() && Op1 == ISD::SETGT) {
|
||||
if (TLI.isConstTrueVal(LR.getNode()) && Op1 == ISD::SETGT) {
|
||||
SDValue ORNode = DAG.getNode(ISD::OR, SDLoc(N0),
|
||||
LR.getValueType(), LL, RL);
|
||||
AddToWorkList(ORNode.getNode());
|
||||
|
Loading…
Reference in New Issue
Block a user