mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-06-12 13:38:21 +00:00
assert(0) -> LLVM_UNREACHABLE.
Make llvm_unreachable take an optional string, thus moving the cerr<< out of line. LLVM_UNREACHABLE is now a simple wrapper that makes the message go away for NDEBUG builds. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@75379 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -10,6 +10,7 @@
|
||||
#define DEBUG_TYPE "virtregrewriter"
|
||||
#include "VirtRegRewriter.h"
|
||||
#include "llvm/Support/Compiler.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
#include "llvm/ADT/DepthFirstIterator.h"
|
||||
#include "llvm/ADT/Statistic.h"
|
||||
#include "llvm/ADT/STLExtras.h"
|
||||
@ -999,7 +1000,7 @@ private:
|
||||
// Unfold current MI.
|
||||
SmallVector<MachineInstr*, 4> NewMIs;
|
||||
if (!TII->unfoldMemoryOperand(MF, &MI, VirtReg, false, false, NewMIs))
|
||||
assert(0 && "Unable unfold the load / store folding instruction!");
|
||||
LLVM_UNREACHABLE("Unable unfold the load / store folding instruction!");
|
||||
assert(NewMIs.size() == 1);
|
||||
AssignPhysToVirtReg(NewMIs[0], VirtReg, PhysReg);
|
||||
VRM.transferRestorePts(&MI, NewMIs[0]);
|
||||
@ -1015,7 +1016,7 @@ private:
|
||||
NextMII = next(NextMII);
|
||||
NewMIs.clear();
|
||||
if (!TII->unfoldMemoryOperand(MF, &NextMI, VirtReg, false, false, NewMIs))
|
||||
assert(0 && "Unable unfold the load / store folding instruction!");
|
||||
LLVM_UNREACHABLE("Unable unfold the load / store folding instruction!");
|
||||
assert(NewMIs.size() == 1);
|
||||
AssignPhysToVirtReg(NewMIs[0], VirtReg, PhysReg);
|
||||
VRM.transferRestorePts(&NextMI, NewMIs[0]);
|
||||
@ -1451,7 +1452,7 @@ private:
|
||||
assert(RC && "Unable to determine register class!");
|
||||
int SS = VRM.getEmergencySpillSlot(RC);
|
||||
if (UsedSS.count(SS))
|
||||
assert(0 && "Need to spill more than one physical registers!");
|
||||
LLVM_UNREACHABLE("Need to spill more than one physical registers!");
|
||||
UsedSS.insert(SS);
|
||||
TII->storeRegToStackSlot(MBB, MII, PhysReg, true, SS, RC);
|
||||
MachineInstr *StoreMI = prior(MII);
|
||||
@ -2176,7 +2177,7 @@ private:
|
||||
|
||||
llvm::VirtRegRewriter* llvm::createVirtRegRewriter() {
|
||||
switch (RewriterOpt) {
|
||||
default: assert(0 && "Unreachable!");
|
||||
default: LLVM_UNREACHABLE("Unreachable!");
|
||||
case local:
|
||||
return new LocalRewriter();
|
||||
case trivial:
|
||||
|
Reference in New Issue
Block a user