mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-11 11:34:02 +00:00
Resolving some type truncation warnings in MSVC (enum to bool in this case). No functional changes intended.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@215293 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
7a3264e5d2
commit
c399631168
@ -2554,7 +2554,7 @@ void AArch64InstrInfo::genAlternativeCodeSequence(
|
||||
if (AArch64_AM::processLogicalImmediate(UImm, BitSize, Encoding)) {
|
||||
MachineInstrBuilder MIB1 =
|
||||
BuildMI(MF, Root.getDebugLoc(), TII->get(OrrOpc))
|
||||
.addOperand(MachineOperand::CreateReg(NewVR, RegState::Define))
|
||||
.addOperand(MachineOperand::CreateReg(NewVR, true))
|
||||
.addReg(ZeroReg)
|
||||
.addImm(Encoding);
|
||||
InsInstrs.push_back(MIB1);
|
||||
@ -2586,7 +2586,7 @@ void AArch64InstrInfo::genAlternativeCodeSequence(
|
||||
// SUB NewVR, 0, C
|
||||
MachineInstrBuilder MIB1 =
|
||||
BuildMI(MF, Root.getDebugLoc(), TII->get(SubOpc))
|
||||
.addOperand(MachineOperand::CreateReg(NewVR, RegState::Define))
|
||||
.addOperand(MachineOperand::CreateReg(NewVR, true))
|
||||
.addReg(ZeroReg)
|
||||
.addOperand(Root.getOperand(2));
|
||||
InsInstrs.push_back(MIB1);
|
||||
@ -2635,7 +2635,7 @@ void AArch64InstrInfo::genAlternativeCodeSequence(
|
||||
if (AArch64_AM::processLogicalImmediate(UImm, BitSize, Encoding)) {
|
||||
MachineInstrBuilder MIB1 =
|
||||
BuildMI(MF, Root.getDebugLoc(), TII->get(OrrOpc))
|
||||
.addOperand(MachineOperand::CreateReg(NewVR, RegState::Define))
|
||||
.addOperand(MachineOperand::CreateReg(NewVR, true))
|
||||
.addReg(ZeroReg)
|
||||
.addImm(Encoding);
|
||||
InsInstrs.push_back(MIB1);
|
||||
|
Loading…
x
Reference in New Issue
Block a user