6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-28 06:32:09 +00:00
Code Issues Projects Releases Wiki Activity

Allow x86 subtargets to use the GenericModel defined in X86Schedule.td.

Browse Source 
This allows codegen passes to query properties like
InstrItins->SchedModel->IssueWidth. It also ensure's that
computeOperandLatency returns the X86 defaults for loads and "high
latency ops". This should have no significant impact on existing
schedulers because X86 defaults happen to be the same as global
defaults.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@161370 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Trick 2012-08-07 00:25:30 +00:00
parent e2245bab3c
commit c42a701786
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/X86Subtarget.cpp
View File

@ -397,10 +397,10 @@ X86Subtarget::X86Subtarget(const std::string &TT, const std::string &CPU,
}
}
if (X86ProcFamily == IntelAtom) {
if (X86ProcFamily == IntelAtom)
PostRAScheduler = true;
InstrItins = getInstrItineraryForCPU(CPUName);
}
InstrItins = getInstrItineraryForCPU(CPUName);
// It's important to keep the MCSubtargetInfo feature bits in sync with
// target data structure which is shared with MC code emitter, etc.