mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 18:29:46 +00:00
Inline implVisitAluOverflow by introducing a nested switch to convert the intrinsic to an nodetype.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154478 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
680363b5fd
commit
c42e640dc8
@ -3629,17 +3629,6 @@ getF32Constant(SelectionDAG &DAG, unsigned Flt) {
|
||||
return DAG.getConstantFP(APFloat(APInt(32, Flt)), MVT::f32);
|
||||
}
|
||||
|
||||
// implVisitAluOverflow - Lower arithmetic overflow instrinsics.
|
||||
const char *
|
||||
SelectionDAGBuilder::implVisitAluOverflow(const CallInst &I, ISD::NodeType Op) {
|
||||
SDValue Op1 = getValue(I.getArgOperand(0));
|
||||
SDValue Op2 = getValue(I.getArgOperand(1));
|
||||
|
||||
SDVTList VTs = DAG.getVTList(Op1.getValueType(), MVT::i1);
|
||||
setValue(&I, DAG.getNode(Op, getCurDebugLoc(), VTs, Op1, Op2));
|
||||
return 0;
|
||||
}
|
||||
|
||||
/// visitExp - Lower an exp intrinsic. Handles the special sequences for
|
||||
/// limited-precision mode.
|
||||
void
|
||||
@ -4867,6 +4856,7 @@ SelectionDAGBuilder::visitIntrinsicCall(const CallInst &I, unsigned Intrinsic) {
|
||||
case Intrinsic::convertuu: {
|
||||
ISD::CvtCode Code = ISD::CVT_INVALID;
|
||||
switch (Intrinsic) {
|
||||
default: llvm_unreachable("Impossible intrinsic"); // Can't reach here.
|
||||
case Intrinsic::convertff: Code = ISD::CVT_FF; break;
|
||||
case Intrinsic::convertfsi: Code = ISD::CVT_FS; break;
|
||||
case Intrinsic::convertfui: Code = ISD::CVT_FU; break;
|
||||
@ -5099,18 +5089,28 @@ SelectionDAGBuilder::visitIntrinsicCall(const CallInst &I, unsigned Intrinsic) {
|
||||
return 0;
|
||||
}
|
||||
case Intrinsic::uadd_with_overflow:
|
||||
return implVisitAluOverflow(I, ISD::UADDO);
|
||||
case Intrinsic::sadd_with_overflow:
|
||||
return implVisitAluOverflow(I, ISD::SADDO);
|
||||
case Intrinsic::usub_with_overflow:
|
||||
return implVisitAluOverflow(I, ISD::USUBO);
|
||||
case Intrinsic::ssub_with_overflow:
|
||||
return implVisitAluOverflow(I, ISD::SSUBO);
|
||||
case Intrinsic::umul_with_overflow:
|
||||
return implVisitAluOverflow(I, ISD::UMULO);
|
||||
case Intrinsic::smul_with_overflow:
|
||||
return implVisitAluOverflow(I, ISD::SMULO);
|
||||
case Intrinsic::smul_with_overflow: {
|
||||
ISD::NodeType Op;
|
||||
switch (Intrinsic) {
|
||||
default: llvm_unreachable("Impossible intrinsic"); // Can't reach here.
|
||||
case Intrinsic::uadd_with_overflow: Op = ISD::UADDO; break;
|
||||
case Intrinsic::sadd_with_overflow: Op = ISD::SADDO; break;
|
||||
case Intrinsic::usub_with_overflow: Op = ISD::USUBO; break;
|
||||
case Intrinsic::ssub_with_overflow: Op = ISD::SSUBO; break;
|
||||
case Intrinsic::umul_with_overflow: Op = ISD::UMULO; break;
|
||||
case Intrinsic::smul_with_overflow: Op = ISD::SMULO; break;
|
||||
}
|
||||
SDValue Op1 = getValue(I.getArgOperand(0));
|
||||
SDValue Op2 = getValue(I.getArgOperand(1));
|
||||
|
||||
SDVTList VTs = DAG.getVTList(Op1.getValueType(), MVT::i1);
|
||||
setValue(&I, DAG.getNode(Op, getCurDebugLoc(), VTs, Op1, Op2));
|
||||
return 0;
|
||||
}
|
||||
case Intrinsic::prefetch: {
|
||||
SDValue Ops[5];
|
||||
unsigned rw = cast<ConstantInt>(I.getArgOperand(1))->getZExtValue();
|
||||
|
@ -556,8 +556,6 @@ private:
|
||||
void visitUserOp2(const Instruction &I) {
|
||||
llvm_unreachable("UserOp2 should not exist at instruction selection time!");
|
||||
}
|
||||
|
||||
const char *implVisitAluOverflow(const CallInst &I, ISD::NodeType Op);
|
||||
|
||||
void HandlePHINodesInSuccessorBlocks(const BasicBlock *LLVMBB);
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user