6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-09 10:29:25 +00:00
Code Issues Projects Releases Wiki Activity

Update README entry.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125658 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eli Friedman 2011-02-16 07:17:44 +00:00
parent 7bccf6abdc
commit c5cb996e9c
1 changed files with 6 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
lib/Target/README.txt
View File

@ -1783,13 +1783,12 @@ entry:
}
Generated code:
addq %rcx, %rdx
movl $0, %eax
adcq $0, %rax
addq %r8, %rax
movq %rax, (%rdi)
movq %rdx, (%rsi)
ret
addq %rcx, %rdx
sbbq %rax, %rax
subq %rax, %r8
movq %r8, (%rdi)
movq %rdx, (%rsi)
ret
Expected code:
addq %rcx, %rdx
@ -1798,12 +1797,6 @@ Expected code:
movq %rdx, (%rsi)
ret
The generated SelectionDAG has an ADD of an ADDE, where both operands of the
ADDE are zero. Replacing one of the operands of the ADDE with the other operand
of the ADD, and replacing the ADD with the ADDE, should give the desired result.
(That said, we are doing a lot better than gcc on this testcase. :) )
//===---------------------------------------------------------------------===//
Switch lowering generates less than ideal code for the following switch: