6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2026-04-24 13:18:17 +00:00
Code Issues Projects Releases Wiki Activity

These tests no longer require linear scan because reserved register coalescing is now universal.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128936 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen
2011-04-05 21:40:41 +00:00
parent cfafc54040
commit c5ddb74089
5 changed files with 14 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files
test/CodeGen/Mips/2008-08-06-Alloca.ll
+2 -6
View File
@@ -1,9 +1,5 @@
; RUN: llc < %s -march=mips -regalloc=linearscan | grep {subu.*sp} | count 2
; This test depends on a linearscan optimization, joining copies from reserved
; registers.
; After coalescing, copies from %SP remain.
; They are handled by RALinScan::attemptTrivialCoalescing
; RUN: llc < %s -march=mips | grep {subu.*sp} | count 2
; RUN: llc < %s -march=mips -regalloc=basic | grep {subu.*sp} | count 2
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "mipsallegrexel-unknown-psp-elf"