In FastISel mode, the scheduler may be invoked multiple times

in the same block. Fix the entry-block handling to only run at
at the beginning of the entry block, and not any other times.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55817 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2008-09-05 01:07:48 +00:00
parent d89ae99ec8
commit c7f4a8a80c

View File

@ -731,7 +731,9 @@ void ScheduleDAG::EmitLiveInCopies(MachineBasicBlock *MBB) {
/// EmitSchedule - Emit the machine code in scheduled order.
MachineBasicBlock *ScheduleDAG::EmitSchedule() {
bool isEntryBB = &MF->front() == BB;
// If we're emitting the first code into the entry block, we
// have additional work to do.
bool isEntryBB = &MF->front() == BB && BB->empty();
if (isEntryBB && !SchedLiveInCopies) {
// If this is the first basic block in the function, and if it has live ins