6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-22 09:29:31 +00:00
Code Issues Projects Releases Wiki Activity

vrev is incorrectly defined in the perfect shuffle table. The ordering is backwards (should be 0x3210 versus 0x1032) which exposed a bug when doing a shuffle on a 4xi16. I've attached a test case.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@131488 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tanya Lattner 2011-05-17 20:48:40 +00:00
parent de98568bf8
commit c81c9709ef
3 changed files with 6584 additions and 6566 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2683
lib/Target/ARM/ARMPerfectShuffle.h
View File

File diff suppressed because it is too large Load Diff

17
test/CodeGen/ARM/vrev.ll
View File

@ -147,3 +147,20 @@ define void @test_with_vcombine(<4 x float>* %v) nounwind {
store <4 x float> %tmp8, <4 x float>* %v, align 16
ret void
}
; Test the shuffle of a 4xi16 which exposed a problem with the perfect shuffle table
; entry for vrev.
define void @test_vrev64(<4 x i16>* nocapture %source, <2 x i16>* nocapture %dst) nounwind ssp {
; CHECK: test_vrev64:
; CHECK: vrev64.16
; CHECK: vext.16
entry:
%0 = bitcast <4 x i16>* %source to <8 x i16>*
%tmp2 = load <8 x i16>* %0, align 4
%tmp3 = extractelement <8 x i16> %tmp2, i32 6
%tmp5 = insertelement <2 x i16> undef, i16 %tmp3, i32 0
%tmp9 = extractelement <8 x i16> %tmp2, i32 5
%tmp11 = insertelement <2 x i16> %tmp5, i16 %tmp9, i32 1
store <2 x i16> %tmp11, <2 x i16>* %dst, align 4
ret void
}

2
utils/PerfectShuffle/PerfectShuffle.cpp
View File

@ -520,7 +520,7 @@ enum {
};
struct vrev : public Operator {
vrev() : Operator(0x1032, "vrev", OP_VREV) {}
vrev() : Operator(0x3210, "vrev", OP_VREV) {}
} the_vrev;
template<unsigned Elt>