mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-09-24 23:28:41 +00:00
Convert -enable-sched-cycles and -enable-sched-hazard to -disable
flags. They are still not enable in this revision. Added TargetInstrInfo::isZeroCost() to fix a fundamental problem with the scheduler's model of operand latency in the selection DAG. Generalized unit tests to work with sched-cycles. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@123969 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -19,6 +19,7 @@
|
||||
#include "llvm/Support/Debug.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
#include "llvm/Support/raw_ostream.h"
|
||||
#include "llvm/Target/TargetInstrInfo.h"
|
||||
#include "llvm/Target/TargetInstrItineraries.h"
|
||||
|
||||
using namespace llvm;
|
||||
@@ -170,14 +171,17 @@ void ScoreboardHazardRecognizer::EmitInstruction(SUnit *SU) {
|
||||
if (!ItinData || ItinData->isEmpty())
|
||||
return;
|
||||
|
||||
++IssueCount;
|
||||
|
||||
unsigned cycle = 0;
|
||||
|
||||
// Use the itinerary for the underlying instruction to reserve FU's
|
||||
// in the scoreboard at the appropriate future cycles.
|
||||
const TargetInstrDesc *TID = DAG->getInstrDesc(SU);
|
||||
assert(TID && "The scheduler must filter non-machineinstrs");
|
||||
if (DAG->TII->isZeroCost(TID->Opcode))
|
||||
return;
|
||||
|
||||
++IssueCount;
|
||||
|
||||
unsigned cycle = 0;
|
||||
|
||||
unsigned idx = TID->getSchedClass();
|
||||
for (const InstrStage *IS = ItinData->beginStage(idx),
|
||||
*E = ItinData->endStage(idx); IS != E; ++IS) {
|
||||
|
Reference in New Issue
Block a user