6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-15 23:31:37 +00:00
Code Issues Projects Releases Wiki Activity

Don't set neverHasSideEffects on x86's divide instructions, since

Browse Source 
they trap on divide-by-zero, and this side effect is otherwise
unmodeled.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59551 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2008-11-18 21:29:14 +00:00
parent 1256f5fe76
commit c99da1348d
2 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/X86/X86Instr64bit.td
View File

@ -474,7 +474,6 @@ def IMUL64rmi8 : RIi8<0x6B, MRMSrcMem, // GR64 = [mem64]*I8
} // Defs = [EFLAGS] } // Defs = [EFLAGS]
// Unsigned division / remainder // Unsigned division / remainder
let neverHasSideEffects = 1 in {
let Defs = [RAX,RDX,EFLAGS], Uses = [RAX,RDX] in { let Defs = [RAX,RDX,EFLAGS], Uses = [RAX,RDX] in {
def DIV64r : RI<0xF7, MRM6r, (outs), (ins GR64:$src), // RDX:RAX/r64 = RAX,RDX def DIV64r : RI<0xF7, MRM6r, (outs), (ins GR64:$src), // RDX:RAX/r64 = RAX,RDX
"div{q}\t$src", []>; "div{q}\t$src", []>;
@ -488,7 +487,6 @@ def IDIV64m: RI<0xF7, MRM7m, (outs), (ins i64mem:$src), // RDX:RAX/[mem64]
"idiv{q}\t$src", []>; "idiv{q}\t$src", []>;
} }
} }
}
// Unary instructions // Unary instructions
let Defs = [EFLAGS], CodeSize = 2 in { let Defs = [EFLAGS], CodeSize = 2 in {

2
lib/Target/X86/X86InstrInfo.td
View File

@ -747,6 +747,7 @@ let Defs = [EAX,EDX], Uses = [EAX] in
def IMUL32m : I<0xF7, MRM5m, (outs), (ins i32mem:$src), def IMUL32m : I<0xF7, MRM5m, (outs), (ins i32mem:$src),
"imul{l}\t$src", []>; // EAX,EDX = EAX*[mem32] "imul{l}\t$src", []>; // EAX,EDX = EAX*[mem32]
} }
} // neverHasSideEffects
// unsigned division/remainder // unsigned division/remainder
let Defs = [AL,AH,EFLAGS], Uses = [AX] in let Defs = [AL,AH,EFLAGS], Uses = [AX] in
@ -791,7 +792,6 @@ let Defs = [EAX,EDX,EFLAGS], Uses = [EAX,EDX] in
def IDIV32m: I<0xF7, MRM7m, (outs), (ins i32mem:$src), // EDX:EAX/[mem32] = EAX,EDX def IDIV32m: I<0xF7, MRM7m, (outs), (ins i32mem:$src), // EDX:EAX/[mem32] = EAX,EDX
"idiv{l}\t$src", []>; "idiv{l}\t$src", []>;
} }
} // neverHasSideEffects
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Two address Instructions. // Two address Instructions.