6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 19:29:31 +00:00
Code Issues Projects Releases Wiki Activity

Clean up.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@29228 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2006-07-20 21:37:39 +00:00
parent 4446fcdf9e
commit cbac2fa23a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/X86InstrInfo.td
View File

@ -1404,11 +1404,11 @@ def SHL32ri : Ii8<0xC1, MRM4r, (ops GR32:$dst, GR32:$src1, i8imm:$src2),
// Shift left by one. Not used because (add x, x) is slightly cheaper.
def SHL8r1 : I<0xD0, MRM4r, (ops GR8 :$dst, GR8 :$src1),
"shl{b} {$dst|$dst}", []>;
"shl{b} $dst", []>;
def SHL16r1 : I<0xD1, MRM4r, (ops GR16:$dst, GR16:$src1),
"shl{w} {$dst|$dst}", []>, OpSize;
"shl{w} $dst", []>, OpSize;
def SHL32r1 : I<0xD1, MRM4r, (ops GR32:$dst, GR32:$src1),
"shl{l} {$dst|$dst}", []>;
"shl{l} $dst", []>;
let isTwoAddress = 0 in {
def SHL8mCL : I<0xD2, MRM4m, (ops i8mem :$dst),