6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-01 01:30:36 +00:00
Code Issues Projects Releases Wiki Activity

Code clean up. Prepare to use register scavenger.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@34976 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-03-06 18:02:41 +00:00
parent 22033be445
commit cc1c427266
1 changed files with 37 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

59
lib/Target/ARM/ARMLoadStoreOptimizer.cpp
View File

@ -23,7 +23,9 @@
#include "llvm/CodeGen/MachineFunctionPass.h" #include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstr.h" #include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineInstrBuilder.h" #include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/RegisterScavenging.h"
#include "llvm/Support/Compiler.h" #include "llvm/Support/Compiler.h"
#include "llvm/Target/MRegisterInfo.h"
#include "llvm/Target/TargetInstrInfo.h" #include "llvm/Target/TargetInstrInfo.h"
#include "llvm/Target/TargetMachine.h" #include "llvm/Target/TargetMachine.h"
using namespace llvm; using namespace llvm;
@ -36,6 +38,8 @@ STATISTIC(NumFSTMGened, "Number of fstm instructions generated");
namespace { namespace {
struct VISIBILITY_HIDDEN ARMLoadStoreOpt : public MachineFunctionPass { struct VISIBILITY_HIDDEN ARMLoadStoreOpt : public MachineFunctionPass {
const TargetInstrInfo *TII; const TargetInstrInfo *TII;
const MRegisterInfo *MRI;
RegScavenger *RS;
virtual bool runOnMachineFunction(MachineFunction &Fn); virtual bool runOnMachineFunction(MachineFunction &Fn);
@ -448,6 +452,25 @@ static bool mergeBaseUpdateLoadStore(MachineBasicBlock &MBB,
return true; return true;
} }
/// isMemoryOp - Returns true if instruction is a memory operations (that this
/// pass is capable of operating on).
static bool isMemoryOp(MachineInstr *MI) {
int Opcode = MI->getOpcode();
switch (Opcode) {
default: break;
case ARM::LDR:
case ARM::STR:
return MI->getOperand(1).isRegister() && MI->getOperand(2).getReg() == 0;
case ARM::FLDS:
case ARM::FSTS:
return MI->getOperand(1).isRegister();
case ARM::FLDD:
case ARM::FSTD:
return MI->getOperand(1).isRegister();
}
return false;
}
/// LoadStoreMultipleOpti - An optimization pass to turn multiple LDR / STR /// LoadStoreMultipleOpti - An optimization pass to turn multiple LDR / STR
/// ops of the same base and incrementing offset into LDM / STM ops. /// ops of the same base and incrementing offset into LDM / STM ops.
bool ARMLoadStoreOpt::LoadStoreMultipleOpti(MachineBasicBlock &MBB) { bool ARMLoadStoreOpt::LoadStoreMultipleOpti(MachineBasicBlock &MBB) {
@ -458,34 +481,20 @@ bool ARMLoadStoreOpt::LoadStoreMultipleOpti(MachineBasicBlock &MBB) {
int CurrOpc = -1; int CurrOpc = -1;
unsigned CurrSize = 0; unsigned CurrSize = 0;
unsigned Position = 0; unsigned Position = 0;
if (RS) RS->enterBasicBlock(&MBB);
MachineBasicBlock::iterator MBBI = MBB.begin(), E = MBB.end(); MachineBasicBlock::iterator MBBI = MBB.begin(), E = MBB.end();
while (MBBI != E) { while (MBBI != E) {
bool Advance = false; bool Advance = false;
bool TryMerge = false; bool TryMerge = false;
bool Clobber = false; bool Clobber = false;
int Opcode = MBBI->getOpcode(); bool isMemOp = isMemoryOp(MBBI);
bool isMemOp = false;
bool isAM2 = false;
unsigned Size = 4;
switch (Opcode) {
case ARM::LDR:
case ARM::STR:
isMemOp =
(MBBI->getOperand(1).isRegister() && MBBI->getOperand(2).getReg() == 0);
isAM2 = true;
break;
case ARM::FLDS:
case ARM::FSTS:
isMemOp = MBBI->getOperand(1).isRegister();
break;
case ARM::FLDD:
case ARM::FSTD:
isMemOp = MBBI->getOperand(1).isRegister();
Size = 8;
break;
}
if (isMemOp) { if (isMemOp) {
int Opcode = MBBI->getOpcode();
bool isAM2 = Opcode == ARM::LDR || Opcode == ARM::STR;
unsigned Size = getLSMultipleTransferSize(MBBI);
unsigned Base = MBBI->getOperand(1).getReg(); unsigned Base = MBBI->getOperand(1).getReg();
unsigned OffIdx = MBBI->getNumOperands()-1; unsigned OffIdx = MBBI->getNumOperands()-1;
unsigned OffField = MBBI->getOperand(OffIdx).getImm(); unsigned OffField = MBBI->getOperand(OffIdx).getImm();
@ -616,7 +625,11 @@ bool ARMLoadStoreOpt::MergeReturnIntoLDM(MachineBasicBlock &MBB) {
} }
bool ARMLoadStoreOpt::runOnMachineFunction(MachineFunction &Fn) { bool ARMLoadStoreOpt::runOnMachineFunction(MachineFunction &Fn) {
TII = Fn.getTarget().getInstrInfo(); const TargetMachine &TM = Fn.getTarget();
TII = TM.getInstrInfo();
MRI = TM.getRegisterInfo();
RS = MRI->requiresRegisterScavenging(Fn) ? new RegScavenger() : NULL;
bool Modified = false; bool Modified = false;
for (MachineFunction::iterator MFI = Fn.begin(), E = Fn.end(); MFI != E; for (MachineFunction::iterator MFI = Fn.begin(), E = Fn.end(); MFI != E;
++MFI) { ++MFI) {
@ -624,5 +637,7 @@ bool ARMLoadStoreOpt::runOnMachineFunction(MachineFunction &Fn) {
Modified |= LoadStoreMultipleOpti(MBB); Modified |= LoadStoreMultipleOpti(MBB);
Modified |= MergeReturnIntoLDM(MBB); Modified |= MergeReturnIntoLDM(MBB);
} }
delete RS;
return Modified; return Modified;
} }