mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-25 13:24:46 +00:00
Make x86 test actually test x86 code generation. Fix the
construct on ARM, which was breaking by coincidence, and add a similar testcase for ARM. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@79719 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -1,8 +1,8 @@
|
||||
; RUN: llvm-as < %s | llc
|
||||
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2
|
||||
|
||||
; Example that requires splitting and expanding a vector shift.
|
||||
define <2 x i64> @update(<2 x i64> %val) nounwind readnone {
|
||||
entry:
|
||||
%shr = lshr <2 x i64> %val, < i64 2, i64 2 > ; <<2 x i64>> [#uses=1]
|
||||
%shr = lshr <2 x i64> %val, < i64 2, i64 3 >
|
||||
ret <2 x i64> %shr
|
||||
}
|
||||
|
Reference in New Issue
Block a user