mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-25 13:24:46 +00:00
Refactor DebugLocDWARFExpression so it doesn't require access to the
TargetRegisterInfo. DebugLocEntry now holds a buffer with the raw bytes of the pre-calculated DWARF expression. Ought to be NFC, but it does slightly alter the output format of the textual assembly. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230930 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -434,29 +434,6 @@ public:
|
||||
/// Get the value for DW_AT_APPLE_isa. Zero if no isa encoding specified.
|
||||
virtual unsigned getISAEncoding(const Function *) { return 0; }
|
||||
|
||||
/// Emit a dwarf register operation for describing
|
||||
/// - a small value occupying only part of a register or
|
||||
/// - a register representing only part of a value.
|
||||
void EmitDwarfOpPiece(ByteStreamer &Streamer, unsigned SizeInBits,
|
||||
unsigned OffsetInBits = 0) const;
|
||||
|
||||
|
||||
/// \brief Emit a partial DWARF register operation.
|
||||
/// \param MLoc the register
|
||||
/// \param PieceSize size and
|
||||
/// \param PieceOffset offset of the piece in bits, if this is one
|
||||
/// piece of an aggregate value.
|
||||
///
|
||||
/// If size and offset is zero an operation for the entire
|
||||
/// register is emitted: Some targets do not provide a DWARF
|
||||
/// register number for every register. If this is the case, this
|
||||
/// function will attempt to emit a DWARF register by emitting a
|
||||
/// piece of a super-register or by piecing together multiple
|
||||
/// subregisters that alias the register.
|
||||
void EmitDwarfRegOpPiece(ByteStreamer &BS, const MachineLocation &MLoc,
|
||||
unsigned PieceSize = 0,
|
||||
unsigned PieceOffset = 0) const;
|
||||
|
||||
/// EmitDwarfRegOp - Emit a dwarf register operation.
|
||||
virtual void EmitDwarfRegOp(ByteStreamer &BS,
|
||||
const MachineLocation &MLoc) const;
|
||||
|
Reference in New Issue
Block a user