6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-27 17:31:33 +00:00
Code Issues Projects Releases Wiki Activity

RegPressure: fix array index iteration style.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156560 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Trick 2012-05-10 19:11:49 +00:00
parent b401e3bd16
commit d253035339
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/CodeGen/RegisterPressure.cpp
View File

@ -424,14 +424,14 @@ bool RegPressureTracker::recede() {
// Kill liveness at live defs. // Kill liveness at live defs.
// TODO: consider earlyclobbers? // TODO: consider earlyclobbers?
for (unsigned i = 0; i < PhysRegOpers.Defs.size(); ++i) { for (unsigned i = 0, e = PhysRegOpers.Defs.size(); i < e; ++i) {
unsigned Reg = PhysRegOpers.Defs[i]; unsigned Reg = PhysRegOpers.Defs[i];
if (LivePhysRegs.erase(Reg)) if (LivePhysRegs.erase(Reg))
decreasePhysRegPressure(Reg); decreasePhysRegPressure(Reg);
else else
discoverPhysLiveOut(Reg); discoverPhysLiveOut(Reg);
} }
for (unsigned i = 0; i < VirtRegOpers.Defs.size(); ++i) { for (unsigned i = 0, e = VirtRegOpers.Defs.size(); i < e; ++i) {
unsigned Reg = VirtRegOpers.Defs[i]; unsigned Reg = VirtRegOpers.Defs[i];
if (LiveVirtRegs.erase(Reg)) if (LiveVirtRegs.erase(Reg))
decreaseVirtRegPressure(Reg); decreaseVirtRegPressure(Reg);
@ -440,14 +440,14 @@ bool RegPressureTracker::recede() {
} }
// Generate liveness for uses. // Generate liveness for uses.
for (unsigned i = 0; i < PhysRegOpers.Uses.size(); ++i) { for (unsigned i = 0, e = PhysRegOpers.Uses.size(); i < e; ++i) {
unsigned Reg = PhysRegOpers.Uses[i]; unsigned Reg = PhysRegOpers.Uses[i];
if (!hasRegAlias(Reg, LivePhysRegs, TRI)) { if (!hasRegAlias(Reg, LivePhysRegs, TRI)) {
increasePhysRegPressure(Reg); increasePhysRegPressure(Reg);
LivePhysRegs.insert(Reg); LivePhysRegs.insert(Reg);
} }
} }
for (unsigned i = 0; i < VirtRegOpers.Uses.size(); ++i) { for (unsigned i = 0, e = VirtRegOpers.Uses.size(); i < e; ++i) {
unsigned Reg = VirtRegOpers.Uses[i]; unsigned Reg = VirtRegOpers.Uses[i];
if (!LiveVirtRegs.count(Reg)) { if (!LiveVirtRegs.count(Reg)) {
// Adjust liveouts if LiveIntervals are available. // Adjust liveouts if LiveIntervals are available.
@ -490,7 +490,7 @@ bool RegPressureTracker::advance() {
collectOperands(CurrPos, PhysRegOpers, VirtRegOpers, TRI, RCI); collectOperands(CurrPos, PhysRegOpers, VirtRegOpers, TRI, RCI);
// Kill liveness at last uses. // Kill liveness at last uses.
for (unsigned i = 0; i < PhysRegOpers.Uses.size(); ++i) { for (unsigned i = 0, e = PhysRegOpers.Uses.size(); i < e; ++i) {
unsigned Reg = PhysRegOpers.Uses[i]; unsigned Reg = PhysRegOpers.Uses[i];
if (!hasRegAlias(Reg, LivePhysRegs, TRI)) if (!hasRegAlias(Reg, LivePhysRegs, TRI))
discoverPhysLiveIn(Reg); discoverPhysLiveIn(Reg);
@ -500,7 +500,7 @@ bool RegPressureTracker::advance() {
LivePhysRegs.erase(Reg); LivePhysRegs.erase(Reg);
} }
} }
for (unsigned i = 0; i < VirtRegOpers.Uses.size(); ++i) { for (unsigned i = 0, e = VirtRegOpers.Uses.size(); i < e; ++i) {
unsigned Reg = VirtRegOpers.Uses[i]; unsigned Reg = VirtRegOpers.Uses[i];
if (RequireIntervals) { if (RequireIntervals) {
const LiveInterval *LI = &LIS->getInterval(Reg); const LiveInterval *LI = &LIS->getInterval(Reg);
@ -518,14 +518,14 @@ bool RegPressureTracker::advance() {
} }
// Generate liveness for defs. // Generate liveness for defs.
for (unsigned i = 0; i < PhysRegOpers.Defs.size(); ++i) { for (unsigned i = 0, e = PhysRegOpers.Defs.size(); i < e; ++i) {
unsigned Reg = PhysRegOpers.Defs[i]; unsigned Reg = PhysRegOpers.Defs[i];
if (!hasRegAlias(Reg, LivePhysRegs, TRI)) { if (!hasRegAlias(Reg, LivePhysRegs, TRI)) {
increasePhysRegPressure(Reg); increasePhysRegPressure(Reg);
LivePhysRegs.insert(Reg); LivePhysRegs.insert(Reg);
} }
} }
for (unsigned i = 0; i < VirtRegOpers.Defs.size(); ++i) { for (unsigned i = 0, e = VirtRegOpers.Defs.size(); i < e; ++i) {
unsigned Reg = VirtRegOpers.Defs[i]; unsigned Reg = VirtRegOpers.Defs[i];
if (LiveVirtRegs.insert(Reg).second) if (LiveVirtRegs.insert(Reg).second)
increaseVirtRegPressure(Reg); increaseVirtRegPressure(Reg);