6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-14 17:34:41 +00:00
Code Issues Projects Releases Wiki Activity

add a testcase.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@61845 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2009-01-07 01:48:08 +00:00
parent fbb7486560
commit d37eaa3b97
1 changed files with 56 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

56
test/CodeGen/X86/testl-commute.ll Normal file
View File

@ -0,0 +1,56 @@
; RUN: llvm-as < %s | llc | grep {testl.*\(%r.i\), %} | count 3
; rdar://5671654
; The loads should fold into the testl instructions, no matter how
; the inputs are commuted.
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128"
target triple = "x86_64-apple-darwin7"
define i32 @test(i32* %P, i32* %G) nounwind {
entry:
%0 = load i32* %P, align 4 ; <i32> [#uses=3]
%1 = load i32* %G, align 4 ; <i32> [#uses=1]
%2 = and i32 %1, %0 ; <i32> [#uses=1]
%3 = icmp eq i32 %2, 0 ; <i1> [#uses=1]
br i1 %3, label %bb1, label %bb
bb: ; preds = %entry
%4 = tail call i32 @bar() nounwind ; <i32> [#uses=0]
ret i32 %0
bb1: ; preds = %entry
ret i32 %0
}
define i32 @test2(i32* %P, i32* %G) nounwind {
entry:
%0 = load i32* %P, align 4 ; <i32> [#uses=3]
%1 = load i32* %G, align 4 ; <i32> [#uses=1]
%2 = and i32 %0, %1 ; <i32> [#uses=1]
%3 = icmp eq i32 %2, 0 ; <i1> [#uses=1]
br i1 %3, label %bb1, label %bb
bb: ; preds = %entry
%4 = tail call i32 @bar() nounwind ; <i32> [#uses=0]
ret i32 %0
bb1: ; preds = %entry
ret i32 %0
}
define i32 @test3(i32* %P, i32* %G) nounwind {
entry:
%0 = load i32* %P, align 4 ; <i32> [#uses=3]
%1 = load i32* %G, align 4 ; <i32> [#uses=1]
%2 = and i32 %0, %1 ; <i32> [#uses=1]
%3 = icmp eq i32 %2, 0 ; <i1> [#uses=1]
br i1 %3, label %bb1, label %bb
bb: ; preds = %entry
%4 = tail call i32 @bar() nounwind ; <i32> [#uses=0]
ret i32 %1
bb1: ; preds = %entry
ret i32 %1
}
declare i32 @bar()