6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-17 21:29:20 +00:00
Code Issues Projects Releases Wiki Activity

Do not preset the cc register, the instructions actually use it.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@6637 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2003-06-05 23:30:27 +00:00
parent 3d194ac26b
commit d4ad1d10bc
1 changed files with 17 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

37
lib/Target/SparcV9/SparcV9.td
View File

@ -77,27 +77,24 @@ set isDeprecated = 1 in {
}
#endif
// These instructions are hacked to really represent A.5 instructions,
// but with cc hardcoded to be %fcc0. Hence, they behave like FBPfcc instrs.
// We now make these same opcodes represent the FBPfcc instructions
set op2 = 0b101 in {
set cc = 0b00 in {
def FBA : F2_3<0b1000, "fba">; // Branch always
def FBN : F2_3<0b0000, "fbn">; // Branch never
def FBU : F2_3<0b0111, "fbu">; // Branch on unordered
def FBG : F2_3<0b0110, "fbg">; // Branch >
def FBUG : F2_3<0b0101, "fbug">; // Branch on unordered or >
def FBL : F2_3<0b0100, "fbl">; // Branch <
def FBUL : F2_3<0b0011, "fbul">; // Branch on unordered or <
def FBLG : F2_3<0b0010, "fblg">; // Branch < or >
def FBNE : F2_3<0b0001, "fbne">; // Branch !=
def FBE : F2_3<0b1001, "fbe">; // Branch ==
def FBUE : F2_3<0b1010, "fbue">; // Branch on unordered or ==
def FBGE : F2_3<0b1011, "fbge">; // Branch > or ==
def FBUGE : F2_3<0b1100, "fbuge">; // Branch unord or > or ==
def FBLE : F2_3<0b1101, "fble">; // Branch < or ==
def FBULE : F2_3<0b1110, "fbule">; // Branch unord or < or ==
def FBO : F2_3<0b1111, "fbo">; // Branch on ordered
}
def FBA : F2_3<0b1000, "fba">; // Branch always
def FBN : F2_3<0b0000, "fbn">; // Branch never
def FBU : F2_3<0b0111, "fbu">; // Branch on unordered
def FBG : F2_3<0b0110, "fbg">; // Branch >
def FBUG : F2_3<0b0101, "fbug">; // Branch on unordered or >
def FBL : F2_3<0b0100, "fbl">; // Branch <
def FBUL : F2_3<0b0011, "fbul">; // Branch on unordered or <
def FBLG : F2_3<0b0010, "fblg">; // Branch < or >
def FBNE : F2_3<0b0001, "fbne">; // Branch !=
def FBE : F2_3<0b1001, "fbe">; // Branch ==
def FBUE : F2_3<0b1010, "fbue">; // Branch on unordered or ==
def FBGE : F2_3<0b1011, "fbge">; // Branch > or ==
def FBUGE : F2_3<0b1100, "fbuge">; // Branch unord or > or ==
def FBLE : F2_3<0b1101, "fble">; // Branch < or ==
def FBULE : F2_3<0b1110, "fbule">; // Branch unord or < or ==
def FBO : F2_3<0b1111, "fbo">; // Branch on ordered
}
// Section A.5: Branch on FP condition codes with prediction - p143