6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-10 20:33:15 +00:00
Code Issues Projects Releases Wiki Activity

Delete the Latency scheduling preference.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@142815 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2011-10-24 17:56:48 +00:00
parent 692c1d8535
commit d5333d6922
2 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
include/llvm/Target/TargetMachine.h
View File

@ -56,7 +56,6 @@ namespace CodeGenOpt {
namespace Sched { namespace Sched {
enum Preference { enum Preference {
None, // No preference None, // No preference
Latency, // Scheduling for shortest total latency.
RegPressure, // Scheduling for lowest register pressure. RegPressure, // Scheduling for lowest register pressure.
Hybrid, // Scheduling for both latency and register pressure. Hybrid, // Scheduling for both latency and register pressure.
ILP // Scheduling for ILP in low register pressure mode. ILP // Scheduling for ILP in low register pressure mode.

2
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@ -144,8 +144,6 @@ namespace llvm {
if (OptLevel == CodeGenOpt::None) if (OptLevel == CodeGenOpt::None)
return createSourceListDAGScheduler(IS, OptLevel); return createSourceListDAGScheduler(IS, OptLevel);
if (TLI.getSchedulingPreference() == Sched::Latency)
return createTDListDAGScheduler(IS, OptLevel);
if (TLI.getSchedulingPreference() == Sched::RegPressure) if (TLI.getSchedulingPreference() == Sched::RegPressure)
return createBURRListDAGScheduler(IS, OptLevel); return createBURRListDAGScheduler(IS, OptLevel);
if (TLI.getSchedulingPreference() == Sched::Hybrid) if (TLI.getSchedulingPreference() == Sched::Hybrid)