6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-24 06:30:19 +00:00
Code Issues Projects Releases Wiki Activity

Fixed a register scavenger bug. If a def is re-defining part of a super register, there must be an implicit def of the super-register on the MI.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@48024 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2008-03-07 20:12:54 +00:00
parent c77e4d1569
commit d68f47c6fd
2 changed files with 28 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/CodeGen/RegisterScavenging.cpp
View File

@ -29,15 +29,20 @@ using namespace llvm;
/// part of a super-register. /// part of a super-register.
static bool RedefinesSuperRegPart(const MachineInstr *MI, unsigned SubReg, static bool RedefinesSuperRegPart(const MachineInstr *MI, unsigned SubReg,
const TargetRegisterInfo *TRI) { const TargetRegisterInfo *TRI) {
bool SeenSuperUse = false;
bool SeenSuperDef = false;
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i); const MachineOperand &MO = MI->getOperand(i);
if (!MO.isRegister() || !MO.isUse()) if (!MO.isRegister())
continue; continue;
if (TRI->isSuperRegister(SubReg, MO.getReg())) if (TRI->isSuperRegister(SubReg, MO.getReg()))
return true; if (MO.isUse())
SeenSuperUse = true;
else if (MO.isImplicit())
SeenSuperDef = true;
} }
return false; return SeenSuperDef && SeenSuperUse;
} }
static bool RedefinesSuperRegPart(const MachineInstr *MI, static bool RedefinesSuperRegPart(const MachineInstr *MI,

20
test/CodeGen/ARM/2008-03-07-RegScavengerAssert.ll Normal file
View File

@ -0,0 +1,20 @@
; RUN: llvm-as < %s | llc -mtriple=arm-apple-darwin -mattr=+v6,+vfp2
@accum = external global { double, double } ; <{ double, double }*> [#uses=1]
@.str = external constant [4 x i8] ; <[4 x i8]*> [#uses=1]
define i32 @main() {
entry:
br label %bb74.i
bb74.i: ; preds = %bb88.i, %bb74.i, %entry
br i1 false, label %bb88.i, label %bb74.i
bb88.i: ; preds = %bb74.i
br i1 false, label %mandel.exit, label %bb74.i
mandel.exit: ; preds = %bb88.i
%tmp2 = volatile load double* getelementptr ({ double, double }* @accum, i32 0, i32 0), align 8 ; <double> [#uses=1]
%tmp23 = fptosi double %tmp2 to i32 ; <i32> [#uses=1]
%tmp5 = tail call i32 (i8*, ...)* @printf( i8* getelementptr ([4 x i8]* @.str, i32 0, i32 0), i32 %tmp23 ) ; <i32> [#uses=0]
ret i32 0
}
declare i32 @printf(i8*, ...)