6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00
Code Issues Projects Releases Wiki Activity

[mips] Delete register print method MipsInstPrinter::printCPURegs that is not

Browse Source 
needed. The generic method printOperand will do.

No functionality change.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187231 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2013-07-26 18:50:42 +00:00
parent 9b06dd6ca2
commit d6a7ea2736
3 changed files with 5 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp
View File

@ -158,11 +158,6 @@ static void printExpr(const MCExpr *Expr, raw_ostream &OS) {
OS << ')';
}
void MipsInstPrinter::printCPURegs(const MCInst *MI, unsigned OpNo,
raw_ostream &O) {
printRegName(O, MI->getOperand(OpNo).getReg());
}
void MipsInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
raw_ostream &O) {
const MCOperand &Op = MI->getOperand(OpNo);

1
lib/Target/Mips/InstPrinter/MipsInstPrinter.h
View File

@ -87,7 +87,6 @@ public:
virtual void printRegName(raw_ostream &OS, unsigned RegNo) const;
virtual void printInst(const MCInst *MI, raw_ostream &O, StringRef Annot);
void printCPURegs(const MCInst *MI, unsigned OpNo, raw_ostream &O);
bool printAliasInstr(const MCInst *MI, raw_ostream &OS);

10
lib/Target/Mips/MipsRegisterInfo.td
View File

@ -356,15 +356,15 @@ def FGR32AsmOperand : MipsAsmRegOperand {
let ParserMethod = "parseFGR32Regs";
}
def CPURegsOpnd : RegisterOperand<CPURegs, "printCPURegs"> {
def CPURegsOpnd : RegisterOperand<CPURegs> {
let ParserMatchClass = CPURegsAsmOperand;
}
def CPU64RegsOpnd : RegisterOperand<CPU64Regs, "printCPURegs"> {
def CPU64RegsOpnd : RegisterOperand<CPU64Regs> {
let ParserMatchClass = CPU64RegsAsmOperand;
}
def CCROpnd : RegisterOperand<CCR, "printCPURegs"> {
def CCROpnd : RegisterOperand<CCR> {
let ParserMatchClass = CCRAsmOperand;
}
@ -378,11 +378,11 @@ def HW64RegsAsmOperand : MipsAsmRegOperand {
let ParserMethod = "parseHW64Regs";
}
def HWRegsOpnd : RegisterOperand<HWRegs, "printCPURegs"> {
def HWRegsOpnd : RegisterOperand<HWRegs> {
let ParserMatchClass = HWRegsAsmOperand;
}
def HW64RegsOpnd : RegisterOperand<HWRegs64, "printCPURegs"> {
def HW64RegsOpnd : RegisterOperand<HWRegs64> {
let ParserMatchClass = HW64RegsAsmOperand;
}