6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-03 02:30:00 +00:00
Code Issues Projects Releases Wiki Activity

mark a few codegenonly instructions.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118092 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2010-11-02 22:26:33 +00:00
parent bd6e0323b9
commit d6e623ad15
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/MBlaze/MBlazeInstrFPU.td
View File

@ -124,7 +124,7 @@ let isAsCheapAsAMove = 1 in {
} }
let usesCustomInserter = 1 in { let usesCustomInserter = 1, isCodeGenOnly = 1 in {
def Select_FCC : MBlazePseudo<(outs GPR:$dst), def Select_FCC : MBlazePseudo<(outs GPR:$dst),
(ins GPR:$T, GPR:$F, GPR:$CMP, i32imm:$CC), (ins GPR:$T, GPR:$F, GPR:$CMP, i32imm:$CC),
"; SELECT_FCC PSEUDO!", "; SELECT_FCC PSEUDO!",

4
lib/Target/MBlaze/MBlazeInstrInfo.td
View File

@ -125,7 +125,7 @@ def xaddr : ComplexPattern<i32, 2, "SelectAddrRegReg", [], []>;
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// As stack alignment is always done with addiu, we need a 16-bit immediate // As stack alignment is always done with addiu, we need a 16-bit immediate
let Defs = [R1], Uses = [R1] in { let Defs = [R1], Uses = [R1], isCodeGenOnly = 1 in {
def ADJCALLSTACKDOWN : MBlazePseudo<(outs), (ins simm16:$amt), def ADJCALLSTACKDOWN : MBlazePseudo<(outs), (ins simm16:$amt),
"#ADJCALLSTACKDOWN $amt", "#ADJCALLSTACKDOWN $amt",
[(callseq_start timm:$amt)]>; [(callseq_start timm:$amt)]>;
@ -526,7 +526,7 @@ let neverHasSideEffects = 1 in {
def NOP : MBlazeInst< 0x20, FC, (outs), (ins), "nop ", [], IIAlu>; def NOP : MBlazeInst< 0x20, FC, (outs), (ins), "nop ", [], IIAlu>;
} }
let usesCustomInserter = 1 in { let usesCustomInserter = 1, isCodeGenOnly = 1 in {
def Select_CC : MBlazePseudo<(outs GPR:$dst), def Select_CC : MBlazePseudo<(outs GPR:$dst),
(ins GPR:$T, GPR:$F, GPR:$CMP, i32imm:$CC), (ins GPR:$T, GPR:$F, GPR:$CMP, i32imm:$CC),
"; SELECT_CC PSEUDO!", "; SELECT_CC PSEUDO!",