6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

There's only 16 regs legal in a register list.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@139637 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2011-09-13 20:35:57 +00:00
parent b04546ff5b
commit d7a2b3bea8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/AsmParser/ARMAsmParser.cpp
View File

@ -1885,7 +1885,7 @@ parseRegisterList(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
// Read the rest of the registers in the list. // Read the rest of the registers in the list.
unsigned PrevRegNum = 0; unsigned PrevRegNum = 0;
SmallVector<std::pair<unsigned, SMLoc>, 32> Registers; SmallVector<std::pair<unsigned, SMLoc>, 16> Registers;
do { do {
bool IsRange = Parser.getTok().is(AsmToken::Minus); bool IsRange = Parser.getTok().is(AsmToken::Minus);