mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-30 21:29:28 +00:00
There's only 16 regs legal in a register list.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@139637 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
b04546ff5b
commit
d7a2b3bea8
@ -1885,7 +1885,7 @@ parseRegisterList(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
||||
|
||||
// Read the rest of the registers in the list.
|
||||
unsigned PrevRegNum = 0;
|
||||
SmallVector<std::pair<unsigned, SMLoc>, 32> Registers;
|
||||
SmallVector<std::pair<unsigned, SMLoc>, 16> Registers;
|
||||
|
||||
do {
|
||||
bool IsRange = Parser.getTok().is(AsmToken::Minus);
|
||||
|
Loading…
Reference in New Issue
Block a user