6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-08 18:30:04 +00:00
Code Issues Projects Releases Wiki Activity

Check values of immediate operands.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@140860 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2011-09-30 17:19:21 +00:00
parent 7850dd0f25
commit d80c13bfed
2 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
test/CodeGen/Mips/mips64instrs.ll
View File

@ -37,35 +37,35 @@ entry:
define i64 @f7(i64 %a0) nounwind readnone { define i64 @f7(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: daddiu ; CHECK: daddiu ${{[0-9]+}}, ${{[0-9]+}}, 20
%add = add nsw i64 %a0, 20 %add = add nsw i64 %a0, 20
ret i64 %add ret i64 %add
} }
define i64 @f8(i64 %a0) nounwind readnone { define i64 @f8(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: daddiu ; CHECK: daddiu ${{[0-9]+}}, ${{[0-9]+}}, -20
%sub = add nsw i64 %a0, -20 %sub = add nsw i64 %a0, -20
ret i64 %sub ret i64 %sub
} }
define i64 @f9(i64 %a0) nounwind readnone { define i64 @f9(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: andi ; CHECK: andi ${{[0-9]+}}, ${{[0-9]+}}, 20
%and = and i64 %a0, 20 %and = and i64 %a0, 20
ret i64 %and ret i64 %and
} }
define i64 @f10(i64 %a0) nounwind readnone { define i64 @f10(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: ori ; CHECK: ori ${{[0-9]+}}, ${{[0-9]+}}, 20
%or = or i64 %a0, 20 %or = or i64 %a0, 20
ret i64 %or ret i64 %or
} }
define i64 @f11(i64 %a0) nounwind readnone { define i64 @f11(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: xori ; CHECK: xori ${{[0-9]+}}, ${{[0-9]+}}, 20
%xor = xor i64 %a0, 20 %xor = xor i64 %a0, 20
ret i64 %xor ret i64 %xor
} }

12
test/CodeGen/Mips/mips64shift.ll
View File

@ -23,42 +23,42 @@ entry:
define i64 @f3(i64 %a0) nounwind readnone { define i64 @f3(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: dsll ; CHECK: dsll ${{[0-9]+}}, ${{[0-9]+}}, 10
%shl = shl i64 %a0, 10 %shl = shl i64 %a0, 10
ret i64 %shl ret i64 %shl
} }
define i64 @f4(i64 %a0) nounwind readnone { define i64 @f4(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: dsra ; CHECK: dsra ${{[0-9]+}}, ${{[0-9]+}}, 10
%shr = ashr i64 %a0, 10 %shr = ashr i64 %a0, 10
ret i64 %shr ret i64 %shr
} }
define i64 @f5(i64 %a0) nounwind readnone { define i64 @f5(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: dsrl ; CHECK: dsrl ${{[0-9]+}}, ${{[0-9]+}}, 10
%shr = lshr i64 %a0, 10 %shr = lshr i64 %a0, 10
ret i64 %shr ret i64 %shr
} }
define i64 @f6(i64 %a0) nounwind readnone { define i64 @f6(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: dsll32 ; CHECK: dsll32 ${{[0-9]+}}, ${{[0-9]+}}, 8
%shl = shl i64 %a0, 40 %shl = shl i64 %a0, 40
ret i64 %shl ret i64 %shl
} }
define i64 @f7(i64 %a0) nounwind readnone { define i64 @f7(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: dsra32 ; CHECK: dsra32 ${{[0-9]+}}, ${{[0-9]+}}, 8
%shr = ashr i64 %a0, 40 %shr = ashr i64 %a0, 40
ret i64 %shr ret i64 %shr
} }
define i64 @f8(i64 %a0) nounwind readnone { define i64 @f8(i64 %a0) nounwind readnone {
entry: entry:
; CHECK: dsrl32 ; CHECK: dsrl32 ${{[0-9]+}}, ${{[0-9]+}}, 8
%shr = lshr i64 %a0, 40 %shr = lshr i64 %a0, 40
ret i64 %shr ret i64 %shr
} }