6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

Fix the other problem reported in PR8582. Testcase and patch by

Browse Source 
Nadav Rotem.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122983 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Duncan Sands 2011-01-06 23:45:22 +00:00
parent 1f2b00c710
commit d9aa80038f
2 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/CodeGen/SelectionDAG/LegalizeTypes.cpp
View File

@ -714,6 +714,11 @@ void DAGTypeLegalizer::ReplaceValueWith(SDValue From, SDValue To) {
if (M->getNodeId() == Processed) if (M->getNodeId() == Processed)
RemapValue(NewVal); RemapValue(NewVal);
DAG.ReplaceAllUsesOfValueWith(OldVal, NewVal, &NUL); DAG.ReplaceAllUsesOfValueWith(OldVal, NewVal, &NUL);
// OldVal may be a target of the ReplacedValues map which was marked
// NewNode to force reanalysis because it was updated. Ensure that
// anything that ReplacedValues mapped to OldVal will now be mapped
// all the way to NewVal.
ReplacedValues[OldVal] = NewVal;
} }
// The original node continues to exist in the DAG, marked NewNode. // The original node continues to exist in the DAG, marked NewNode.
} }

19
test/CodeGen/X86/2011-01-07-LegalizeTypesCrash.ll Normal file
View File

@ -0,0 +1,19 @@
; RUN: llc < %s -enable-legalize-types-checking
; PR8582
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f80:128:128-v64:64:64-v128:128:128-a0:0:64-f80:32:32-n8:16:32"
target triple = "i686-pc-win32"
define void @test() nounwind {
%i17 = icmp eq <4 x i8> undef, zeroinitializer
%cond = extractelement <4 x i1> %i17, i32 0
%_comp = select i1 %cond, i8 0, i8 undef
%merge = insertelement <4 x i8> undef, i8 %_comp, i32 0
%cond3 = extractelement <4 x i1> %i17, i32 1
%_comp4 = select i1 %cond3, i8 0, i8 undef
%merge5 = insertelement <4 x i8> %merge, i8 %_comp4, i32 1
%cond8 = extractelement <4 x i1> %i17, i32 2
%_comp9 = select i1 %cond8, i8 0, i8 undef
%m387 = insertelement <4 x i8> %merge5, i8 %_comp9, i32 2
store <4 x i8> %m387, <4 x i8>* undef
ret void
}