mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-20 14:29:27 +00:00
Make CLMUL and AES imply SSE2 since its needed to legalize the type.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155888 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
ed39ac5026
commit
da1a984159
@ -87,7 +87,8 @@ def FeatureAVX2 : SubtargetFeature<"avx2", "X86SSELevel", "AVX2",
|
|||||||
"Enable AVX2 instructions",
|
"Enable AVX2 instructions",
|
||||||
[FeatureAVX]>;
|
[FeatureAVX]>;
|
||||||
def FeatureCLMUL : SubtargetFeature<"clmul", "HasCLMUL", "true",
|
def FeatureCLMUL : SubtargetFeature<"clmul", "HasCLMUL", "true",
|
||||||
"Enable carry-less multiplication instructions">;
|
"Enable carry-less multiplication instructions",
|
||||||
|
[FeatureSSE2]>;
|
||||||
def FeatureFMA3 : SubtargetFeature<"fma3", "HasFMA3", "true",
|
def FeatureFMA3 : SubtargetFeature<"fma3", "HasFMA3", "true",
|
||||||
"Enable three-operand fused multiple-add",
|
"Enable three-operand fused multiple-add",
|
||||||
[FeatureAVX]>;
|
[FeatureAVX]>;
|
||||||
@ -100,7 +101,8 @@ def FeatureVectorUAMem : SubtargetFeature<"vector-unaligned-mem",
|
|||||||
"HasVectorUAMem", "true",
|
"HasVectorUAMem", "true",
|
||||||
"Allow unaligned memory operands on vector/SIMD instructions">;
|
"Allow unaligned memory operands on vector/SIMD instructions">;
|
||||||
def FeatureAES : SubtargetFeature<"aes", "HasAES", "true",
|
def FeatureAES : SubtargetFeature<"aes", "HasAES", "true",
|
||||||
"Enable AES instructions">;
|
"Enable AES instructions",
|
||||||
|
[FeatureSSE2]>;
|
||||||
def FeatureMOVBE : SubtargetFeature<"movbe", "HasMOVBE", "true",
|
def FeatureMOVBE : SubtargetFeature<"movbe", "HasMOVBE", "true",
|
||||||
"Support MOVBE instruction">;
|
"Support MOVBE instruction">;
|
||||||
def FeatureRDRAND : SubtargetFeature<"rdrand", "HasRDRAND", "true",
|
def FeatureRDRAND : SubtargetFeature<"rdrand", "HasRDRAND", "true",
|
||||||
|
Loading…
x
Reference in New Issue
Block a user