mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-06-17 04:24:00 +00:00
Add some generic expansion logic for SMULO and UMULO. Fixes UMULO
support for x86, and UMULO/SMULO for many architectures, including PPC (PR4201), ARM, and Cell. The resulting expansion isn't perfect, but it's not bad. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73477 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
15
test/CodeGen/CellSPU/mul-with-overflow.ll
Normal file
15
test/CodeGen/CellSPU/mul-with-overflow.ll
Normal file
@ -0,0 +1,15 @@
|
||||
; RUN: llvm-as < %s | llc -march=cellspu
|
||||
|
||||
declare {i16, i1} @llvm.smul.with.overflow.i16(i16 %a, i16 %b)
|
||||
define i1 @a(i16 %x) zeroext nounwind {
|
||||
%res = call {i16, i1} @llvm.smul.with.overflow.i16(i16 %x, i16 3)
|
||||
%obil = extractvalue {i16, i1} %res, 1
|
||||
ret i1 %obil
|
||||
}
|
||||
|
||||
declare {i16, i1} @llvm.umul.with.overflow.i16(i16 %a, i16 %b)
|
||||
define i1 @b(i16 %x) zeroext nounwind {
|
||||
%res = call {i16, i1} @llvm.umul.with.overflow.i16(i16 %x, i16 3)
|
||||
%obil = extractvalue {i16, i1} %res, 1
|
||||
ret i1 %obil
|
||||
}
|
Reference in New Issue
Block a user