6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-18 10:24:45 +00:00
Code Issues Projects Releases Wiki Activity

The PowerPCInstrInfo class has gone away.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15853 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman
2004-08-17 05:00:46 +00:00
parent 363dd07320
commit db50bd3e7a
1 changed files with 0 additions and 34 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
lib/Target/PowerPC/PowerPCInstrInfo.h
View File

@@ -15,7 +15,6 @@
#define POWERPC_INSTRUCTIONINFO_H #define POWERPC_INSTRUCTIONINFO_H
#include "PowerPC.h" #include "PowerPC.h"
#include "PowerPCRegisterInfo.h"
#include "llvm/Target/TargetInstrInfo.h" #include "llvm/Target/TargetInstrInfo.h"
namespace llvm { namespace llvm {
@@ -62,39 +61,6 @@ namespace PPCII {
}; };
} }
class PowerPCInstrInfo : public TargetInstrInfo {
const PowerPCRegisterInfo RI;
bool is64bit;
public:
PowerPCInstrInfo(bool is64b);
/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
/// such, whenever a client has an instance of instruction info, it should
/// always be able to get register info as well (through this method).
///
virtual const MRegisterInfo &getRegisterInfo() const { return RI; }
//
// Return true if the instruction is a register to register move and
// leave the source and dest operands in the passed parameters.
//
virtual bool isMoveInstr(const MachineInstr& MI,
unsigned& sourceReg,
unsigned& destReg) const;
static unsigned invertPPCBranchOpcode(unsigned Opcode) {
switch (Opcode) {
default: assert(0 && "Unknown PPC branch opcode!");
case PPC::BEQ: return PPC::BNE;
case PPC::BNE: return PPC::BEQ;
case PPC::BLT: return PPC::BGE;
case PPC::BGE: return PPC::BLT;
case PPC::BGT: return PPC::BLE;
case PPC::BLE: return PPC::BGT;
}
}
};
} }
#endif #endif