6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-02 17:55:18 +00:00
Code Issues Projects Releases Wiki Activity

This README entry was fixed recently.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127982 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eli Friedman 2011-03-21 01:33:03 +00:00
parent 485fafc840
commit ddfa02ba24
1 changed files with 0 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
lib/Target/README.txt
View File

@ -392,34 +392,6 @@ PHI Slicing could be extended to do this.
//===---------------------------------------------------------------------===//
LSR should know what GPR types a target has from TargetData. This code:
volatile short X, Y; // globals
void foo(int N) {
int i;
for (i = 0; i < N; i++) { X = i; Y = i*4; }
}
produces two near identical IV's (after promotion) on PPC/ARM:
LBB1_2:
ldr r3, LCPI1_0
ldr r3, [r3]
strh r2, [r3]
ldr r3, LCPI1_1
ldr r3, [r3]
strh r1, [r3]
add r1, r1, #4
add r2, r2, #1 <- [0,+,1]
sub r0, r0, #1 <- [0,-,1]
cmp r0, #0
bne LBB1_2
LSR should reuse the "+" IV for the exit test.
//===---------------------------------------------------------------------===//
Tail call elim should be more aggressive, checking to see if the call is
followed by an uncond branch to an exit block.