6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-04 22:07:27 +00:00
Code Issues Projects Releases Wiki Activity

[x86] Fix the test to actually test things for the CPU names, add the

Browse Source 
missing barcelona CPU which that test uncovered, and remove the 32-bit
x86 CPUs which I really wasn't prepared to audit and test thoroughly.

If anyone wants to clean up the 32-bit only x86 CPUs, go for it.

Also, if anyone else wants to try to de-duplicate the AMD CPUs, that'd
be cool, but from the looks of it wouldn't save as much as it did for
the Intel CPUs.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223774 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chandler Carruth 2014-12-09 14:25:55 +00:00
parent 93fac96d4b
commit de0cdb0890
2 changed files with 32 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86.td
View File

@ -433,6 +433,10 @@ def : Proc<"amdfam10", [FeatureSSE4A,
Feature3DNowA, FeatureCMPXCHG16B, FeatureLZCNT,
FeaturePOPCNT, FeatureSlowBTMem,
FeatureSlowSHLD]>;
def : Proc<"barcelona", [FeatureSSE4A,
Feature3DNowA, FeatureCMPXCHG16B, FeatureLZCNT,
FeaturePOPCNT, FeatureSlowBTMem,
FeatureSlowSHLD]>;
// Bobcat
def : Proc<"btver1", [FeatureSSSE3, FeatureSSE4A, FeatureCMPXCHG16B,
FeaturePRFCHW, FeatureLZCNT, FeaturePOPCNT,

60
test/CodeGen/X86/cpus.ll
View File

@ -1,32 +1,28 @@
; RUN: llc < %s -o /dev/null -mcpu=prescott
; RUN: llc < %s -o /dev/null -mcpu=nocona
; RUN: llc < %s -o /dev/null -mcpu=core2
; RUN: llc < %s -o /dev/null -mcpu=penryn
; RUN: llc < %s -o /dev/null -mcpu=nehalem
; RUN: llc < %s -o /dev/null -mcpu=westmere
; RUN: llc < %s -o /dev/null -mcpu=sandybridge
; RUN: llc < %s -o /dev/null -mcpu=ivybridge
; RUN: llc < %s -o /dev/null -mcpu=haswell
; RUN: llc < %s -o /dev/null -mcpu=broadwell
; RUN: llc < %s -o /dev/null -mcpu=bonnell
; RUN: llc < %s -o /dev/null -mcpu=silvermont
; RUN: llc < %s -o /dev/null -mcpu=k8
; RUN: llc < %s -o /dev/null -mcpu=opteron
; RUN: llc < %s -o /dev/null -mcpu=athlon64
; RUN: llc < %s -o /dev/null -mcpu=athlon-fx
; RUN: llc < %s -o /dev/null -mcpu=k8-sse3
; RUN: llc < %s -o /dev/null -mcpu=opteron-sse3
; RUN: llc < %s -o /dev/null -mcpu=athlon64-sse3
; RUN: llc < %s -o /dev/null -mcpu=amdfam10
; RUN: llc < %s -o /dev/null -mcpu=barcelona
; RUN: llc < %s -o /dev/null -mcpu=bdver1
; RUN: llc < %s -o /dev/null -mcpu=bdver2
; RUN: llc < %s -o /dev/null -mcpu=bdver3
; RUN: llc < %s -o /dev/null -mcpu=bdver4
; RUN: llc < %s -o /dev/null -mcpu=btver1
; RUN: llc < %s -o /dev/null -mcpu=btver2
; RUN: llc < %s -o /dev/null -mcpu=winchip-c6
; RUN: llc < %s -o /dev/null -mcpu=winchip2
; RUN: llc < %s -o /dev/null -mcpu=c3
; RUN: llc < %s -o /dev/null -mcpu=c3-2
; RUN: llc < %s -o /dev/null -mcpu=geode
; Test that the CPU names work.
;
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=nocona 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=core2 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=penryn 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=nehalem 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=westmere 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=sandybridge 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=ivybridge 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=haswell 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=broadwell 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=bonnell 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=silvermont 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=k8 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=opteron 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=athlon64 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=athlon-fx 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=k8-sse3 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=opteron-sse3 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=athlon64-sse3 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=amdfam10 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=barcelona 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=bdver1 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=bdver2 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=bdver3 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=bdver4 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=btver1 2>&1 | count 0
; RUN: llc < %s -o /dev/null -mtriple=x86_64-unknown-unknown -mcpu=btver2 2>&1 | count 0